{"as_of":"2026-08-10T03:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5b34acc843daacd61fca4f0f64abf8c0b8e473fc8b71ba2ca7d7f98f75a89e6f","coverage":[{"denominator":56,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":56,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T17:57:36.878620Z","state":"measured"},{"denominator":56,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":56,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2509.10409/citation-record","integrity":"/paper/2509.10409/integrity","json":"/paper/2509.10409/citation-record.json","paper":"/paper/2509.10409"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.440313Z","title":"d.].https://investors.rigetti.com/static-files/fbac3801-223f-4f0f- a207-47d25084a1d7","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.440313Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:7a7db7db38b5f18f402242f6ab82076bb99b890e4fa4d4c085219eb04dc2c3c8","observation_id":"60c97fb3-74e6-4d52-a564-21672c1873a6","resolution":{"observed_at":"2026-08-04T17:57:33.440313Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.488852Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.488852Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:d1a379ea6249bed5adbd73de8ed7306e232cd8d28e52e290684fb032cbc10384","observation_id":"75678a24-0327-4484-858c-d703e3622a18","resolution":{"observed_at":"2026-08-04T17:57:33.488852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.592717Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.592717Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:57e589b552b029cf99ae774933e5e4a4a095065b5188591b5e2e33daf04736e8","observation_id":"2cf069cb-37c0-46ce-8ce7-8578f8e8410f","resolution":{"observed_at":"2026-08-04T17:57:33.592717Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.655754Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.655754Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:37d11f8b585a04a9e649ee17929909d1703975095b33a80e508359812bc755f5","observation_id":"5534baa4-b81e-40fa-8674-4b60747ef648","resolution":{"observed_at":"2026-08-04T17:57:33.655754Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.731882Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.731882Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:5888834d32d8190fa5f8155f400db5e1d485ca121caa4beef0af2a5c9bfb7614","observation_id":"95f3a225-b9b8-47d5-9c97-783e5b8fce2d","resolution":{"observed_at":"2026-08-04T17:57:33.731882Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.770091Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.770091Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:7bd7e82e84bda7f0653105ac7d2d789266d32adcd4b8a27c7492d6cef9fcecb8","observation_id":"ca074cd6-78c1-4bef-903d-3b50674ea25c","resolution":{"observed_at":"2026-08-04T17:57:33.770091Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.837479Z","title":"fake_provider (latest version) | IBM Quantum Documentation — quantum.cloud.ibm.com.https://quantum.cloud.ibm.com/docs/en/ api/qiskit-ibm-runtime/fake-provider","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.837479Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:f90b5ccb4f98b01c8829b4b6c032af2b338ab06da20258ed11889ab94631bbb6","observation_id":"b1926716-3d42-406e-bb51-4db480e929e0","resolution":{"observed_at":"2026-08-04T17:57:33.837479Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.874060Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.874060Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c008bb8b69779ba797ab8ca0a6af4f908935d0ea3f572712f3d69b72b9b1fa57","observation_id":"e569038c-3f0e-4107-a7de-2fba6c910f7f","resolution":{"observed_at":"2026-08-04T17:57:33.874060Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:33.946954Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:33.946954Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:605278935d1ea0a4538ca917142f6b8bc4bd3aa11d64c8c996c9045686bff3f2","observation_id":"e28b6315-7da6-4730-9171-7593c231973b","resolution":{"observed_at":"2026-08-04T17:57:33.946954Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2305.06687","last_updated":"2023-05-11T09:45:47Z","snapshot_observed_at":"2026-07-06T15:25:55.416337Z","submitted_at":"2023-05-11T09:45:47Z","title":"Mapping quantum circuits to modular architectures with QUBO","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.06687","snapshot_observed_at":"2026-08-04T17:57:34.051280Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.051280Z"},"links":{"cited_paper":"/paper/2305.06687","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:b2a928efc5ac1dfeeeb1db05c54a35f4338c8ec1fa8e199a9c61f4b0b2f532a7","observation_id":"ebed954d-0482-41df-a386-ec687fc56545","resolution":{"observed_at":"2026-08-04T17:57:34.051280Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.113251Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.113251Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:588f3337f6243c455cd31289ce7f890ca95cbb57f7dab7d753516d2fb5becfcb","observation_id":"6e77e539-174f-4097-b7d6-e8a38228ba1e","resolution":{"observed_at":"2026-08-04T17:57:34.113251Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.278943Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.278943Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:94273cb62a272b91e20d140212998119a14d34d3616d524aa71bbb020984aeb4","observation_id":"f0f4c366-e95b-4d3e-8474-c2254a8b7fb5","resolution":{"observed_at":"2026-08-04T17:57:34.278943Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.382173Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.382173Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:407f6a1dba17c065d56d35cb3185f3f3726b35c3f47b3b275bbc9c98e1a4ac76","observation_id":"15a3a21e-5367-4a20-9834-57b818f76f06","resolution":{"observed_at":"2026-08-04T17:57:34.382173Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.421478Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.421478Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:85dca270849c95ed4d1f7c2dc48584a7a807eaf2ee72aee58eef8da602ff10e7","observation_id":"ae607d33-cd4a-49f1-84a1-1ce6a476c26c","resolution":{"observed_at":"2026-08-04T17:57:34.421478Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.09036","last_updated":"2025-05-14T00:20:56Z","snapshot_observed_at":"2026-08-07T15:45:35.732890Z","submitted_at":"2025-05-14T00:20:56Z","title":"Hardware-aware Compilation for Chip-to-Chip Coupler-Connected Modular Quantum Systems","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.09036","snapshot_observed_at":"2026-08-04T17:57:34.486425Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.486425Z"},"links":{"cited_paper":"/paper/2505.09036","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:ab56cda35332e50b8a672ac51027099eba1dc802479d002e7bc8078b56030873","observation_id":"42e0645e-6347-4927-a3a5-1d3fe93fb2af","resolution":{"observed_at":"2026-08-04T17:57:34.486425Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.18458","last_updated":"2024-12-24T14:32:06Z","snapshot_observed_at":"2026-08-09T10:39:25.059826Z","submitted_at":"2024-12-24T14:32:06Z","title":"Hardware-aware Circuit Cutting and Distributed Qubit Mapping for Connected Quantum Systems","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.18458","snapshot_observed_at":"2026-08-04T17:57:34.558579Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.558579Z"},"links":{"cited_paper":"/paper/2412.18458","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:7567a2a8df4ad04c211b29ef1c52fd877e4c31020387fc91a55dce057d947bec","observation_id":"f35d605c-b3c1-41a2-b238-81ecc6436451","resolution":{"observed_at":"2026-08-04T17:57:34.558579Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.18709","last_updated":"2024-12-24T23:59:54Z","snapshot_observed_at":"2026-07-06T20:12:59.152345Z","submitted_at":"2024-12-24T23:59:54Z","title":"Efficient Circuit Cutting and Scheduling in a Multi-Node Quantum System with Dynamic EPR Pairs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.18709","snapshot_observed_at":"2026-08-04T17:57:34.627662Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.627662Z"},"links":{"cited_paper":"/paper/2412.18709","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:b75ec0cae664583686cc37f5339ba2dcdc1ce657a223b236e21e7aef31fdc28d","observation_id":"27ebce4b-766c-48fa-9ee6-e91ca59d6eaf","resolution":{"observed_at":"2026-08-04T17:57:34.627662Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.693483Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.693483Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:5db3113c4c4ab0c8373fec67c6f37d133161a5c08ea58dbd07dac90046dbc58c","observation_id":"440e031f-473a-4aff-80b6-8869698e5b28","resolution":{"observed_at":"2026-08-04T17:57:34.693483Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.730044Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.730044Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:4bbe1016a76f6a82627ad873d2feceee42c2d842a1286f98f82d8eb9fcbd8181","observation_id":"c7728d1a-db66-45ae-88b5-70bd44f6ec15","resolution":{"observed_at":"2026-08-04T17:57:34.730044Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1411.4028","last_updated":"2014-11-14T19:57:57Z","snapshot_observed_at":"2026-07-06T04:00:38.324755Z","submitted_at":"2014-11-14T19:57:57Z","title":"A Quantum Approximate Optimization Algorithm","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1411.4028","snapshot_observed_at":"2026-08-04T17:57:34.793593Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.793593Z"},"links":{"cited_paper":"/paper/1411.4028","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:26e08f8de78d8a00f79dd79c968583039dadd48f9954088935400a70ad7ccf34","observation_id":"ac94f05c-8c9a-4a4a-86c8-818fea83f31e","resolution":{"observed_at":"2026-08-04T17:57:34.793593Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.864117Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.864117Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:7a01ac49e5bbc7ed9f4f7733630f90b5c1409a62b0ca9e1ca913b6a3e908a375","observation_id":"938e944a-e4ba-4195-8f66-9688c8acb9e7","resolution":{"observed_at":"2026-08-04T17:57:34.864117Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.937546Z","title":null,"venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.937546Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:487d43c0ae555959129e834d7edf3e234cf4afacc5c8518d174d3aa55745488e","observation_id":"4a6a9574-fd03-4023-9a9e-5e29fa833ca3","resolution":{"observed_at":"2026-08-04T17:57:34.937546Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.000823Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.000823Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c0778002587c502d0ebed4f748c974f3e7bb501b68a99070e625d0ab9f43a28a","observation_id":"e3945239-66ec-40e5-ba0c-e5e94c7e2461","resolution":{"observed_at":"2026-08-04T17:57:35.000823Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"0712.0921","last_updated":"2007-12-06T12:04:25Z","snapshot_observed_at":"2026-07-06T01:32:57.934114Z","submitted_at":"2007-12-06T12:04:25Z","title":"Going Beyond Bell's Theorem","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"0712.0921","snapshot_observed_at":"2026-08-04T17:57:35.072697Z","title":"Greenberger, Michael A","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.072697Z"},"links":{"cited_paper":"/paper/0712.0921","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:544d597bcc9e86fb61e565bfa9d8facad86aca1baed030043def4ce50856ce32","observation_id":"464d851d-93e9-44c3-b1bf-c251e55b24bf","resolution":{"observed_at":"2026-08-04T17:57:35.072697Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.08478","last_updated":"2026-07-30T22:10:34Z","snapshot_observed_at":"2026-08-06T05:53:23.871131Z","submitted_at":"2025-01-14T22:41:29Z","title":"SEQC: Stratify-Elaborate Quantum Compilation Towards Modular Hybrid Architectures","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.08478","snapshot_observed_at":"2026-08-04T17:57:35.175033Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.175033Z"},"links":{"cited_paper":"/paper/2501.08478","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:63113bb033b5735b8d7790d06ac0322231ec422f60f2fd12c118c4bdac6e726d","observation_id":"37e83630-96d5-4bd1-b490-980537aa3a29","resolution":{"observed_at":"2026-08-04T17:57:35.175033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.238154Z","title":"Stein, Chenxu Liu, Wenqi Wei, Juntao Chen, Ang Li, and Ying Mao","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.238154Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:ccf36c680cf9c8709b98e91dcf5c80ee71be0265d248763f85bd7a6118b33d5c","observation_id":"31af5f23-f89b-4588-a822-ea7ae2f157b7","resolution":{"observed_at":"2026-08-04T17:57:35.238154Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.307926Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.307926Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:47c8805dd953f5c5352197c9ed056c7e8de1d37b31de5ed3fee64d95bfee971a","observation_id":"2e5d4cb4-a7d4-4717-95f7-a26043a2084d","resolution":{"observed_at":"2026-08-04T17:57:35.307926Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.339231Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.339231Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:f2185103607b43d2d46f6bb4828a0169f5036e97d0a1575a00301135d9e71f06","observation_id":"aef4b5e8-75bc-404f-a800-ae42996fadcb","resolution":{"observed_at":"2026-08-04T17:57:35.339231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.428255Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.428255Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:2744929d999e477d54b5c47534147175ea3f8bbf835e3d7f8e5c3ab7b2748ccc","observation_id":"dc46aa39-97eb-44e9-981a-71e0928571ae","resolution":{"observed_at":"2026-08-04T17:57:35.428255Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.481200Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.481200Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:fc738ec05dc85abcaadc3dc445515ab08e7194020b6fc9e8afc0e613ea00296b","observation_id":"95906de6-7616-4171-b273-37556963d80f","resolution":{"observed_at":"2026-08-04T17:57:35.481200Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.511897Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.511897Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:606680b9e2950853ebe0243cb1f27a60b3c59b82147d8de5e75a2a1f6dbfa5e0","observation_id":"6caac946-2b09-42d8-877d-a6e9fe2aaa83","resolution":{"observed_at":"2026-08-04T17:57:35.511897Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.564422Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.564422Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:3551ddbd542600d9624cc2a5052b3270e5e02a8188e6a10904e3903723e75c60","observation_id":"a9f23764-dab0-49d0-b96d-2d92847658e2","resolution":{"observed_at":"2026-08-04T17:57:35.564422Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.648383Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.648383Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:bc610a2abae9c1f1770e65719630d5fb3ac06910df47f4bdae63d4d141da8e8d","observation_id":"4e0ed38f-cd7d-473b-a7e0-bf51ce8f3894","resolution":{"observed_at":"2026-08-04T17:57:35.648383Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.706512Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.706512Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:8f2c9829011b81d24e77bd4d48142ec74845f7584054d1a955eb8041875098f8","observation_id":"3f2a8da8-8f1c-46bb-b13e-4fae3fd3f360","resolution":{"observed_at":"2026-08-04T17:57:35.706512Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.783670Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.783670Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:52c3a5ad872d7fa9f370b365f12ef5da889451bcc407f1a07d5dadfa2686b424","observation_id":"e23a2a23-f759-44b4-85d7-8f11a22a5e1a","resolution":{"observed_at":"2026-08-04T17:57:35.783670Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.813032Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.813032Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:9e3eceb247164ee12bf82138e0482f550f2492a3254fe6778a16dd13e089126b","observation_id":"8951915b-be55-4268-a994-b58f34dd4c15","resolution":{"observed_at":"2026-08-04T17:57:35.813032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.866350Z","title":"Nickerson, Joseph F","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.866350Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:b34fd3f25951fc2017a551425638aa9216853643197ec29ac51c869373563ed4","observation_id":"0cc6a163-0cf3-4fb3-a0ae-e1ffcfa8d362","resolution":{"observed_at":"2026-08-04T17:57:35.866350Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.952936Z","title":"2010.Quantum Computation and Quantum Information","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.952936Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:bc4f99115acdf051ee7c03d680df2848c89f25118fdc6a8837c700a82b2a72f9","observation_id":"59a4311c-b062-49b7-8994-02608762ac88","resolution":{"observed_at":"2026-08-04T17:57:35.952936Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:35.895533Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:35.895533Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:9b5917408bf9f9838aa74255c648de7fa74a326232be8ecfc19e59c240198c1a","observation_id":"6b7b8ab4-559e-4f1f-ab77-d3a62f0cdefd","resolution":{"observed_at":"2026-08-04T17:57:35.895533Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.091365Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.091365Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:f1c6ac86d82800a7e51f68e6ea8ec705962a844dc11342a036dc0c180271f45a","observation_id":"d015a66b-fffd-406b-94ec-4d788530f6d0","resolution":{"observed_at":"2026-08-04T17:57:36.091365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.12603","last_updated":"2025-03-16T18:32:44Z","snapshot_observed_at":"2026-08-07T17:00:17.144904Z","submitted_at":"2025-03-16T18:32:44Z","title":"Performance Characterization of a Multi-Module Quantum Processor with Static Inter-Chip Couplers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.12603","snapshot_observed_at":"2026-08-04T17:57:36.036148Z","title":"Norris et al","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.036148Z"},"links":{"cited_paper":"/paper/2503.12603","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:9fa8183a0a30ac6fb30bff685ccbdb70033887fbc894fa23fdc2309ae8672f4e","observation_id":"420cac2f-29fe-4a2c-8698-58e8a42ff6b8","resolution":{"observed_at":"2026-08-04T17:57:36.036148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.199020Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.199020Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:79b6756e4fcef996949dc5fea0fe3ec5b1b8d12aff475c9eae18fff76cbb1491","observation_id":"d71e74cd-2491-428a-90aa-2a8c84a2f2a4","resolution":{"observed_at":"2026-08-04T17:57:36.199020Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.15651","last_updated":"2024-07-22T14:11:20Z","snapshot_observed_at":"2026-07-06T18:50:04.824067Z","submitted_at":"2024-07-22T14:11:20Z","title":"Benchmarking Emerging Cavity-Mediated Quantum Interconnect Technologies for Modular Quantum Computers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.15651","snapshot_observed_at":"2026-08-04T17:57:36.118288Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.118288Z"},"links":{"cited_paper":"/paper/2407.15651","citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:65e530479bacb5f71a8cc7d396eeb72ed0503215e60d1c07e841e6e863627700","observation_id":"fae1258b-8253-4594-b12a-3509a31dc086","resolution":{"observed_at":"2026-08-04T17:57:36.118288Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.287232Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.287232Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:1f3b1fb8e27b04530b9bb699e6cd5a8a104065bb3d319bfa974a00ade243e37f","observation_id":"755f8d52-36a5-49a6-b531-cd7fda9750f6","resolution":{"observed_at":"2026-08-04T17:57:36.287232Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.227567Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.227567Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:90c67315d6c0fbc5bbb9261117125ad7a9be0923da2367b8a0542499f454c92a","observation_id":"4acd587d-4de6-4a14-acf0-a0fb02d88972","resolution":{"observed_at":"2026-08-04T17:57:36.227567Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.432194Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.432194Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c1c13137298ffc95acd3fb3ab7f757387259675b4774622ae64f5c3fc9dc5850","observation_id":"8a1c472f-c711-40eb-bbe1-5a457cdb6fec","resolution":{"observed_at":"2026-08-04T17:57:36.432194Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.340077Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.340077Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:90a9672e3a8ebf1596fa75e98aec411febd601cd903473c940a5ed6970a256c6","observation_id":"107b0e95-b24f-4286-8ab2-b1d41d1747f3","resolution":{"observed_at":"2026-08-04T17:57:36.340077Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.514818Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.514818Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:271feda7e6eaaf6b9047e51fcd57d4ae39101bba689d6929f19f830b01b26553","observation_id":"2fb68570-86ea-4174-ab63-3c33960f119c","resolution":{"observed_at":"2026-08-04T17:57:36.514818Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.459292Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.459292Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:835fc131bd8401a0506d832ea5347641e337a6a040a5331061692307bdd3fbd9","observation_id":"f77dbc31-6e4e-4525-add1-4a587f52b9d4","resolution":{"observed_at":"2026-08-04T17:57:36.459292Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.628854Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.628854Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:87b449b4b0ae173e56b0cf90f2d41c0025124ee2dbf8c2613b15db0eb1c5c828","observation_id":"9df4253f-14b3-41ee-b9b1-9707db908759","resolution":{"observed_at":"2026-08-04T17:57:36.628854Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.570177Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.570177Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c99efb3442453b23e13612426000a60b256ddd9ad1558f16c908f1c0410fd575","observation_id":"3674c89f-3230-4e92-bd5e-28fc83ff2b8a","resolution":{"observed_at":"2026-08-04T17:57:36.570177Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.848729Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.848729Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:c252e0121956d1e65604cde6b4e58afe906d6f4d93fa3ae25a5210981d1d6022","observation_id":"22e8a037-9695-44b9-bf54-c89154cf0efe","resolution":{"observed_at":"2026-08-04T17:57:36.848729Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.878620Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.878620Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:1544c127e7f29148e9b16a1cc7a4b2f282453bf26b5439d7c856bb17b82c8060","observation_id":"dcd66927-d016-418d-a614-b52dbd5d5bcb","resolution":{"observed_at":"2026-08-04T17:57:36.878620Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.795368Z","title":"Conner, Joel Grebel, Yash J","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.795368Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:07de7ede2db31d1bf2f0eda33cd312375d0403b45c9946293795aee6d52376ad","observation_id":"41d681c1-4787-462b-8059-be734bc2f182","resolution":{"observed_at":"2026-08-04T17:57:36.795368Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:34.180985Z","title":null,"venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:34.180985Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:0ec5a927fe71ae533867e0d26cefedc425c96f15f6c33cb3bcb6a31265d98b4b","observation_id":"b72a10b5-cd28-4d5a-9ffb-49d32efaed5d","resolution":{"observed_at":"2026-08-04T17:57:34.180985Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-04T17:57:36.710868Z","title":"https://github.com/cda-tum/mqt-qmap","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-04T17:57:36.710868Z"},"links":{"citing_paper":"/paper/2509.10409"},"observation_digest":"sha256:479be2c3c24dce6a1b6f36266360a98e498795d52db6f7ca42ed19c1c9ad30b1","observation_id":"60d95f1e-04e6-4905-8675-41673418cfd3","resolution":{"observed_at":"2026-08-04T17:57:36.710868Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2509.10409","last_updated":"2025-09-12T17:02:40Z","latest_version":1,"primary_category":"quant-ph","snapshot_observed_at":"2026-08-09T10:39:29.284172Z","submitted_at":"2025-09-12T17:02:40Z","title":"Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems"},"reference_resolution":{"displayed":56,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":56,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":56},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 56 of 56 outbound references and 0 inbound Pith citation observations for arXiv:2509.10409."}