{"as_of":"2026-08-17T02:16:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:18327843a45d2f096c24838b86e41a285c464d7f1055a2695d67d38d13e0f391","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T04:18:50.552640Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"raw_reference","source_observed_at":"2026-08-06T04:18:51.635902Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2601.08856","last_updated":"2026-08-09T15:04:41Z","snapshot_observed_at":"2026-08-16T02:16:56.079622Z","submitted_at":"2026-01-06T04:00:07Z","title":"LAUDE: LLM-Assisted Unit Test Generation and Debugging of Hardware DEsigns","version":3},"cited_work":{"arxiv_id":"2601.08856","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":"2601.08856","snapshot_observed_at":"2026-08-11T02:18:41.286296Z","title":"arXiv:2601.08856","venue":null,"work_id":"bb4cd83f-a691-4115-833e-29de6468292c","year":null},"citing_paper":{"arxiv_id":"2608.04032","last_updated":"2026-08-02T20:06:12Z","snapshot_observed_at":"2026-08-14T15:24:57.093573Z","submitted_at":"2026-08-02T20:06:12Z","title":"EDATracer: An Agentic Framework for Large-Scale EDA Artifact Analysis","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T04:18:50.552640Z"},"links":{"cited_paper":"/paper/2601.08856","citing_paper":"/paper/2608.04032"},"observation_digest":"sha256:92cd363f141a7fcc6f44de294772e647eb383703c8591d472c8576f1a383d326","observation_id":"184bedbf-46b6-43be-936c-c8033d428d62","resolution":{"observed_at":"2026-08-11T02:18:41.286296Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2601.08856/citation-record","integrity":"/paper/2601.08856/integrity","json":"/paper/2601.08856/citation-record.json","paper":"/paper/2601.08856"},"outbound":[],"paper":{"arxiv_id":"2601.08856","last_updated":"2026-08-09T15:04:41Z","latest_version":3,"primary_category":"cs.SE","snapshot_observed_at":"2026-08-16T02:16:56.079622Z","submitted_at":"2026-01-06T04:00:07Z","title":"LAUDE: LLM-Assisted Unit Test Generation and Debugging of Hardware DEsigns"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 17 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2601.08856."}