{"as_of":"2026-08-09T09:32:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b3d3eb3bfb242144148d7f65c58f304ac1258c28af96f47dfb9cf43eb38e70bc","coverage":[{"denominator":37,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":37,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-11T04:14:48.006637Z","state":"measured"},{"denominator":37,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":37,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.05657/citation-record","integrity":"/paper/2607.05657/integrity","json":"/paper/2607.05657/citation-record.json","paper":"/paper/2607.05657"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.429807Z","title":"A hierarchical performance equa- tion library for basic op-amp design,","venue":null,"work_id":"063b117f-9483-4a45-a375-2e8f80a32f2c","year":1976},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:f7706be21213c7b32dc9a5ac0d87689ca6b438615ddfc6127f06f7a41afa827c","observation_id":"e5cdbeab-5b93-42a0-b2cf-163f6eb9e9ed","resolution":{"observed_at":"2026-07-11T04:17:46.431397Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.475104Z","title":"The sizing rules method for analog integrated circuit design,","venue":null,"work_id":"656f3906-c996-4d59-9e27-e1e09d85cf57","year":2001},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:e65872e2bf241e28f6d2d669057bd7d1d56a06534f507aba669727734bf050d6","observation_id":"11003862-9a1b-4ace-b43e-74f812988c92","resolution":{"observed_at":"2026-07-11T04:17:46.476978Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.420089Z","title":"The sizing rules method for CMOS and bipolar analog integrated circuit synthesis,","venue":null,"work_id":"edd4935e-f058-438a-bdaa-2e9f5a963ab9","year":2008},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:72fbff66d8e6964d554c85640a2689e98fcc5453de043c0d860d0b1dc843b990","observation_id":"acab7be6-ae47-487d-b78e-8cfc01a04551","resolution":{"observed_at":"2026-07-11T04:17:46.421601Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.415631Z","title":"OASYS: A framework for analog circuit synthesis,","venue":null,"work_id":"df4913dc-5593-44b1-ad3d-87fa0f5f2ef5","year":1989},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:d5a6312f9211dea2af2ac6ff89009f4398309bdf55dcd84e79b554a2e2338073","observation_id":"c7a0bd98-8df2-49bb-8fa1-f33f0fab6666","resolution":{"observed_at":"2026-07-11T04:17:46.417116Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.405875Z","title":"OPASYN: A compiler for CMOS operational amplifiers,","venue":null,"work_id":"c2ae244e-c2ac-4ddd-bfbc-646c4ecbef42","year":1990},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:7022c7e2da5a159589621d82c080d8df006d49120345e751a88d8769a7130f09","observation_id":"a918cec7-3806-48d5-8a7a-35ab14cb1551","resolution":{"observed_at":"2026-07-11T04:17:46.407813Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.401636Z","title":"Parasitics- aware framework for integrated OTA sizing and layout synthesis in Fin- FET technologies,","venue":null,"work_id":"c8d41e10-ec6e-485a-aaac-6630349ac8ec","year":2026},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:76c6f94fedacc951da18fa1c36968d8a83392dd5e067c4f54850455b2a5dcf1c","observation_id":"b3b126cf-69a1-4af8-9bf7-e8dbc75d9b7d","resolution":{"observed_at":"2026-07-11T04:17:46.403059Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.397180Z","title":"Analog circuit design optimization based on symbolic simulation and simulated annealing,","venue":null,"work_id":"d17fad94-0d31-4403-9710-091b4e45c50c","year":1990},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:61066b9c89a36bcd419244f6b6154dca16b2f1710a4a00fe3e4e75e8c37d2f5f","observation_id":"1151ee22-fa55-4e1c-a7a3-35fdcd7c8735","resolution":{"observed_at":"2026-07-11T04:17:46.398809Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.392791Z","title":"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits,","venue":null,"work_id":"aa885bb3-ac16-4bb0-a86e-9a487caaffeb","year":2003},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:3dbffc8acc00974954a954a9d37586345f29665e772a2545934c652a4ab2fc34","observation_id":"737225fb-fd0f-44bb-b2c3-9792313a8e20","resolution":{"observed_at":"2026-07-11T04:17:46.394470Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.410906Z","title":"CMOS op-amp sizing using a geomet- ric programming formulation,","venue":null,"work_id":"4acc6f19-5fc2-488c-993f-c503368140ca","year":2001},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:a81f8b6040cb39e522117021e0b51e8b647b73aff3b53c825b73cc0e306a2b76","observation_id":"a82548ac-8bfa-401e-9f57-ea89759ea138","resolution":{"observed_at":"2026-07-11T04:17:46.412517Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.464324Z","title":"GPCAD: A tool for CMOS op-amp synthesis,","venue":null,"work_id":"52cb90fe-1225-4951-8989-4f86639ffe7f","year":1998},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:04068c5e1e2593ea9a5ecec21b6a24d05f46aa625e32cf4d19c5b4b5743ebac8","observation_id":"190f365f-25fe-48ce-aa17-a4a63db916bf","resolution":{"observed_at":"2026-07-11T04:17:46.465877Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.468777Z","title":"Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design,","venue":null,"work_id":"483a24cc-58d5-4f69-82b8-b234faabd30b","year":2018},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:788594f8de7450226e33276916f4c7a87ebea582ec33dd0f5259d5142cc22132","observation_id":"97fbb418-036a-47a5-87ab-394a78f504ef","resolution":{"observed_at":"2026-07-11T04:17:46.470245Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.465219Z","title":"An efficient Bayesian optimization approach for automated optimization of analog circuits,","venue":null,"work_id":"6240af5a-1bcf-4fae-9c63-e17044cbb79f","year":1954},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:299e8db57aa9602027055cde8c528f2db24286616f2cf15474633730961a151d","observation_id":"10970dad-2a5d-435f-be7c-f94377513294","resolution":{"observed_at":"2026-07-11T04:17:46.466911Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.460338Z","title":"Local Bayesian optimization for analog circuit sizing,","venue":null,"work_id":"e4b89ead-dbad-4c37-91ef-bc7bce3f0335","year":2021},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:dc6d8dbd1eff2d13f34ed1c8e66d6bfa41ba8ffe0463d83535499b7c2f12c777","observation_id":"f53f2a31-a4a2-43a2-a837-da94e6907c8c","resolution":{"observed_at":"2026-07-11T04:17:46.461961Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.470105Z","title":"tSS-BO: Scalable Bayesian optimization for analog circuit sizing via truncated subspace sampling,","venue":null,"work_id":"8209723d-f807-405e-b99f-187626618262","year":2024},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:c393cfabf07536cdc4ffefb856f232dd6a79046eba8832c03cc32e58b0103684","observation_id":"0628c59d-c776-4a29-b2be-d52e4c48a226","resolution":{"observed_at":"2026-07-11T04:17:46.471899Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.450107Z","title":"An efficient analog circuit sizing method based on machine learning assisted global optimization,","venue":null,"work_id":"c352a5e8-d35b-447a-a5d5-a0fd2625c3ce","year":2022},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:8ac014ffe6b103dd281190021603aef3e0e40efc6307df003790d304303a8f46","observation_id":"45fb34a9-f9e2-4de0-b92e-b3ee416b0504","resolution":{"observed_at":"2026-07-11T04:17:46.453072Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.456029Z","title":"Accelerating OTA circuit design: Transistor sizing based on a transformer model and precomputed lookup tables,","venue":null,"work_id":"28eaa807-a803-4a1e-84dd-c263bea21379","year":2025},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:6ba50930c074f1878b3b82b27567c1e2844fe8cd23c1b71d3d2a7ec78cf13832","observation_id":"53a54d87-31e0-4648-ab45-7856bbd979de","resolution":{"observed_at":"2026-07-11T04:17:46.457538Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.399164Z","title":"AutoCkt: Deep reinforcement learning of analog circuit designs,","venue":null,"work_id":"26dd72c6-7e02-4091-b8ba-1f5ecd2485a0","year":2020},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:572370e2bc0dcf569b5bd027a2389bbae8d92269ee621e87dae810249a5d69fe","observation_id":"4b074870-b616-4fed-8dcc-ea61f25a7970","resolution":{"observed_at":"2026-07-11T04:17:46.400647Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.434796Z","title":"GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,","venue":null,"work_id":"bff62f70-6a9b-4c9b-bcdb-05785654df48","year":2020},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:170dcf78f65d099a70a869e3cfb7e889f5e009511964c928f4717d82329a9423","observation_id":"6112b6ba-9dc1-4dcc-8bfa-2f27e59d2a3b","resolution":{"observed_at":"2026-07-11T04:17:46.437702Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.442830Z","title":"DNN-Opt: An RL inspired optimization for analog circuit sizing using deep neural networks,","venue":null,"work_id":"5f6e2244-ceb6-461d-a023-866a7c3e8434","year":2021},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:59214b518f910d696a62acb6db462729b54149048cd1a38133e98521995f5014","observation_id":"b3e70e89-eb5b-46a9-b1e4-8640d18c9c78","resolution":{"observed_at":"2026-07-11T04:17:46.444241Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.424691Z","title":"MA-Opt: Reinforcement learning-based analog circuit optimization using multi-actors,","venue":null,"work_id":"a92f128f-c77c-4c60-9fca-e4453f13eb88","year":2023},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:6ec40d5842f2b90f7fc93ae58c2a4e0d0f0ad379ffcbfebe5bf0360774fa2d01","observation_id":"621bcbd8-3c32-44a4-84ae-b392419754e8","resolution":{"observed_at":"2026-07-11T04:17:46.426340Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.473577Z","title":"AnalogCoder: Analog circuit design via training-free code generation,","venue":null,"work_id":"180b90ef-c004-428a-93ce-4d9417017724","year":2025},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:323ccac3ebe5941905986c87286bbc97086bc9fadf11bdc052b5a04f5e37d4e2","observation_id":"f6a6f20b-cde6-4f32-8a1f-f950cadb6355","resolution":{"observed_at":"2026-07-11T04:17:46.475398Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.460141Z","title":"ADO-LLM: Analog design Bayesian optimization with in-context learning of large language models,","venue":null,"work_id":"bb64f587-5898-4dd7-b843-1f61669d04f3","year":2024},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:be6d1fab96911506d3e333240feb673909c522a02dae6e731a8c10488fe84328","observation_id":"b29bd0bc-9643-4a5a-84f0-1e2c053bfdab","resolution":{"observed_at":"2026-07-11T04:17:46.461641Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.490739Z","title":"LEDRO: LLM-enhanced design space reduction and optimization for analog circuits,","venue":null,"work_id":"2ea2ac0c-4ab3-441a-8d08-b5a327a13dde","year":2025},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:edf4e98ce6140fd1aa9640696bd714ebfc4cbad93986641ab30b0168736155c2","observation_id":"1f7577e3-ef53-4a15-a57a-6b14ea9d0d5d","resolution":{"observed_at":"2026-07-11T04:17:46.492217Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.14739","last_updated":"2024-09-23T06:35:19Z","snapshot_observed_at":"2026-07-06T19:20:14.980387Z","submitted_at":"2024-09-23T06:35:19Z","title":"AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.14739","snapshot_observed_at":"2026-07-11T04:14:48.006637Z","title":"AmpAgent: An LLM-based multi-agent system for multi-stage amplifier schematic design from literature for process and performance porting,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"cited_paper":"/paper/2409.14739","citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:077304fc3c5234e2d00829e9975df3eb1ace559a804ccdb579bbb382bf418650","observation_id":"84621e82-48c3-4bd2-8811-be8794d24a67","resolution":{"observed_at":"2026-07-11T04:14:48.006637Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.486623Z","title":"Ar- tisan: Automated operational amplifier design via domain-specific large language model,","venue":null,"work_id":"8008d428-ebac-4570-9573-5e897bf7e864","year":2024},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:e0f75ff7368f6eb38f6385eeb16087dade2fa89f6e841a8ae8026b05f7cce610","observation_id":"f88b1f0e-1c69-495b-a622-d37958c07cdc","resolution":{"observed_at":"2026-07-11T04:17:46.488259Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.421717Z","title":"Atelier: An automated analog circuit design framework via multiple large language model-based agents,","venue":null,"work_id":"c1aaa396-e268-47e7-9749-5be40cafbc27","year":2026},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:d54e8fdac6c4066239026e7d2881b102caf858a5ae335b62d3b00df543cfdc51","observation_id":"cd1d3473-c482-4677-a876-44d7c5fbde7d","resolution":{"observed_at":"2026-07-11T04:17:46.423250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.417601Z","title":"GANA: Graph convolutional network based automated netlist annotation for analog circuits,","venue":null,"work_id":"5fcc21e0-5beb-4e52-9c59-8f3be8a77343","year":2020},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:6516f9aff1758df662633d08f33a3f8314a28f2aa7620740bb46088b7e76c917","observation_id":"439f73e2-9788-4c83-8c04-4296540b9c28","resolution":{"observed_at":"2026-07-11T04:17:46.418933Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.19393","last_updated":"2025-08-26T19:39:10Z","snapshot_observed_at":"2026-08-05T15:44:59.728554Z","submitted_at":"2025-08-26T19:39:10Z","title":"GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification","version":1},"cited_work":{"arxiv_id":"2508.19393","doi":null,"metadata_source":"pith","pith_arxiv_id":"2508.19393","snapshot_observed_at":"2026-07-11T04:17:45.834119Z","title":"GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification","venue":"cs.AR","work_id":"784d913c-fa98-4446-8e69-0b4c4c71b7be","year":2025},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"cited_paper":"/paper/2508.19393","citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:0126a0fb14df130d0bdc4d8d4ce8a6aeb6c1f39c5731742bd3d8caea9ce51285","observation_id":"e81276e7-035e-4a67-8dba-fc685815ee9f","resolution":{"observed_at":"2026-07-11T04:17:45.836588Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.426155Z","title":"Retrieval-augmented generation for knowledge-intensive NLP tasks,","venue":null,"work_id":"64dda57a-4e2d-4b3c-afea-fd64894d4202","year":2020},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:574db3216b435d5a509cff6fd7103b2cef49098e9ddf5458fe82e7590b99e8b2","observation_id":"00c1012f-e41a-45a6-ba55-607a0b43d92b","resolution":{"observed_at":"2026-07-11T04:17:46.427852Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.503937Z","title":"Jespers and B","venue":null,"work_id":"9d7cbd1c-742b-495b-b0e7-afd180ed98ab","year":2017},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:d73dcfebd7e6247e81035d2ff565decc651f6a72e94835a1d252bbee64818481","observation_id":"af451d24-576a-4aca-9a45-fffdcc11c142","resolution":{"observed_at":"2026-07-11T04:17:46.505629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.491718Z","title":"Ag m/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA,","venue":null,"work_id":"e965ef07-cbb0-45da-9a56-dcbcdc3270a5","year":1996},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:1bcfb8eb52ea67ec04d4aaa7aebca84c1bbcabf1e46116b80d3bf8026ecf8d82","observation_id":"26875de3-801c-4e2c-9ecc-7e9acbb18eed","resolution":{"observed_at":"2026-07-11T04:17:46.494327Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.408660Z","title":"GPT-5.2 model,","venue":null,"work_id":"d613f73b-6725-4ebe-b5f0-3bb450e7aadb","year":2025},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:ea8604b4c46108fcb4d13a1bf32b43a32bda58a56e87bee8f73b1ca2699e77b5","observation_id":"52c443ba-2078-4032-bf96-21ef6a3aab0d","resolution":{"observed_at":"2026-07-11T04:17:46.410214Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.403638Z","title":"Weisfeiler-Lehman graph kernels,","venue":null,"work_id":"7df89ea6-f7b3-40bb-a4ed-edf27248a705","year":2011},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:1930eaec91ce0d136faee2bbdbc92518dcce52f841e4d9453cc755afc89ec455","observation_id":"298ad98d-24cc-4334-85c8-f7cc577d3a76","resolution":{"observed_at":"2026-07-11T04:17:46.404978Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.434422Z","title":"´Etude comparative de la distribution florale dans une portion des alpes et des jura,","venue":null,"work_id":"1990c59d-3c8b-4261-bf6c-c89a69a52eb6","year":1901},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:708f198b966e808de429b69ab09043c5e97609f4f3d76e5fe65132dbc4ab9cbb","observation_id":"f57318b9-512b-47d5-8cfb-b1e2197dec31","resolution":{"observed_at":"2026-07-11T04:17:46.437452Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2510.17002","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:45.821681Z","title":"EEschematic: Multimodal-LLM based AI agent for schematic generation of analog circuit,","venue":null,"work_id":"0856a9ee-2eef-4142-83b2-095bd5054e4c","year":2025},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:f12928b168ddb2ae8d6403650ccc470df45c6722ac6c77155a31b8ae9964c167","observation_id":"7c11a77f-478c-4178-976f-2b8ab6f73952","resolution":{"observed_at":"2026-07-11T04:17:45.824200Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.413282Z","title":"ALIGN: Open- source analog layout automation from the ground up,","venue":null,"work_id":"0fc4322b-dd0a-4378-aa50-051a0c3bc15f","year":2019},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:bc84a303d58f2f7f565e2913d7b8841ef644f578592f7c36ae79f193a3374134","observation_id":"5982056c-e329-4ed3-a19d-2da799a70506","resolution":{"observed_at":"2026-07-11T04:17:46.414687Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-11T04:17:46.430852Z","title":"ALIGN: Analog Layout, Intelligently Generated from Netlists,","venue":null,"work_id":"dd6c74d0-699d-4b6e-82c8-55e90b7f5a5f","year":2026},"citing_paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-07-11T04:14:48.006637Z"},"links":{"citing_paper":"/paper/2607.05657"},"observation_digest":"sha256:7b26e3def9e0a3dc30155d88da8e83ca96af930f87edbf631dbc800b2f340807","observation_id":"4cd327ea-eea4-47af-a22e-908a242bf14b","resolution":{"observed_at":"2026-07-11T04:17:46.432224Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2607.05657","last_updated":"2026-07-06T21:57:34Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-02T02:47:47.384943Z","submitted_at":"2026-07-06T21:57:34Z","title":"NEMESIS: NEtlist-Driven Modeling and Equation Synthesis with Inversion-Aware SPICE Anchoring"},"reference_resolution":{"displayed":37,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":2,"verified_fuzzy":34},"total_outbound_references":37},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 37 of 37 outbound references and 0 inbound Pith citation observations for arXiv:2607.05657."}