{"as_of":"2026-08-09T08:00:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f33aef6ae5889cf64bb4bd06e0e8d13a022f99c70a52bd46d5f8fd32a715bf05","coverage":[{"denominator":40,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":40,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T07:12:19.873246Z","state":"measured"},{"denominator":40,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":40,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.13079/citation-record","integrity":"/paper/2607.13079/integrity","json":"/paper/2607.13079/citation-record.json","paper":"/paper/2607.13079"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.462528Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.462528Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:2bad4373480d6c40a1f34d88e8b681aa7534f13e120a8807a1608638e4372d0b","observation_id":"2e52ec17-7795-4140-910b-62c581128177","resolution":{"observed_at":"2026-08-02T07:12:16.462528Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.518128Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.518128Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:0fc178da7675328433f60b972a8648e2ab5fa9645416bf873b0fe117ef89a5a7","observation_id":"1b863c95-9662-41bb-b8a8-8137e232cc6f","resolution":{"observed_at":"2026-08-02T07:12:16.518128Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.574103Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.574103Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:70b11a3cdd63157f305e1e0f2b5fc5c4893bb1ae3e0f7d10067e11886bf3dde3","observation_id":"c2f9e7a1-61fb-4ff9-b895-7de8b0f47c71","resolution":{"observed_at":"2026-08-02T07:12:16.574103Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.589226Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.589226Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:8e1f78d28c9101ce81ce76d02130ebbe61574667fd88eb752f8b53699093a458","observation_id":"9a1e0a4d-0af1-487b-8d07-788be4abbd27","resolution":{"observed_at":"2026-08-02T07:12:16.589226Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.649123Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.649123Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:0e66f290b05df593b54e91c7625276ac6f96b07167799325c77a1a5b4870e8b4","observation_id":"5f4185d8-52df-4d8d-ab3d-4ee96782b3f6","resolution":{"observed_at":"2026-08-02T07:12:16.649123Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.16237","last_updated":"2024-09-02T07:25:21Z","snapshot_observed_at":"2026-07-06T18:50:31.528338Z","submitted_at":"2024-07-23T07:22:25Z","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.16237","snapshot_observed_at":"2026-08-02T07:12:16.727289Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.727289Z"},"links":{"cited_paper":"/paper/2407.16237","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:8bb419dacc24673179d3b9fcb65a4d235a3b158b3e22f0816b192dd2f89056b2","observation_id":"3ee96091-829c-4fc1-914e-68825b615722","resolution":{"observed_at":"2026-08-02T07:12:16.727289Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:16.820988Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.820988Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:a3837b7d36ddb9272cb00df6a510e0a7b3c0bef7941ed033e9e26621835dbd02","observation_id":"2d59a4ca-7f36-482e-b393-9c617870f6d6","resolution":{"observed_at":"2026-08-02T07:12:16.820988Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2304.13840","snapshot_observed_at":"2026-08-02T07:12:16.918016Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.918016Z"},"links":{"cited_paper":"/paper/2304.13840","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:e74404bfab093f12659baeeca58934a73c1410ebb3fd896c4df7d6ff27192b5d","observation_id":"360329f0-ddec-4902-8442-1b74967c8651","resolution":{"observed_at":"2026-08-02T07:12:16.918016Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.16200","snapshot_observed_at":"2026-08-02T07:12:17.009828Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.009828Z"},"links":{"cited_paper":"/paper/2507.16200","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:42ed694fce76d264c5c57a2789cd0f90a30d5dc2562ec357357570115aacb761","observation_id":"7597c667-dc5c-47ac-8d42-2d3e5f4c3269","resolution":{"observed_at":"2026-08-02T07:12:17.009828Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.108302Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.108302Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:66ccf5ea95ed0a776fa7ad385ad3e8b1295c01c4fd60c8585aad8d0f585e402f","observation_id":"79ef44dc-f4ff-40cf-a701-821b8dae72e7","resolution":{"observed_at":"2026-08-02T07:12:17.108302Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.241884Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.241884Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:df56c5eedf03278f4e1319ce6679e86530642b493c6d1df0b755c5f13f83a232","observation_id":"a2930402-d843-4395-a332-61dbcdc9a790","resolution":{"observed_at":"2026-08-02T07:12:17.241884Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.310205Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.310205Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:4c0e4b84bee7a11aafec1dd0b477e56f92dab52d751587d2cf3408fd2ffdaeb6","observation_id":"314d27c5-5991-4faf-ace8-4653718b0e80","resolution":{"observed_at":"2026-08-02T07:12:17.310205Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.504794Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.504794Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:2930c96adba4b6bb86f146322333ecc522efab3886b5226f78e228c790a3ed80","observation_id":"8f343aee-c1a2-42ce-9d33-d1036b725444","resolution":{"observed_at":"2026-08-02T07:12:17.504794Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.579235Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.579235Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:b65ccf5bd963cf73bab2f5b7a448a0b961921158b8832f4ab26790eb4e05c291","observation_id":"f1ef9766-789f-4c0e-b14b-f8402511baf7","resolution":{"observed_at":"2026-08-02T07:12:17.579235Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.643304Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.643304Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:6a4d3a15fa67abe8494a47e5b469eece640e3115060e5b6dfdb714212bc24c77","observation_id":"1105e949-5463-44b4-baeb-bb091d87e7a3","resolution":{"observed_at":"2026-08-02T07:12:17.643304Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.703176Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.703176Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:51158e8182ef368119aa20c0c51e81a7d2d3211db025f2328c808d78a7badec9","observation_id":"20aaeef2-458d-4eed-a4cd-574e5b8375dd","resolution":{"observed_at":"2026-08-02T07:12:17.703176Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-07T20:12:44.991572Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-02T07:12:17.766837Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.766837Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:947640d04b0264b07fd9c6143cb03be027622ab057ff4e0f8229dbee63475ba9","observation_id":"6d8e2632-eb25-4f50-ae7a-eabd3b59c0e8","resolution":{"observed_at":"2026-08-02T07:12:17.766837Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-02T07:12:17.834017Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.834017Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:463e00bccfc6cac1e09c5f5cfd483f0142a2e5f8477ff49a3a8cde275fdf6c3a","observation_id":"c54ee891-db8a-4e77-9d1d-edc26fd2d2d5","resolution":{"observed_at":"2026-08-02T07:12:17.834017Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.899476Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.899476Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:c79bde0c5afe77eaf0a4c74078287afa3f211417fe78998470c9ea4d9edd84b4","observation_id":"b9412d06-b5b2-49e8-b07d-45d03a4f9c68","resolution":{"observed_at":"2026-08-02T07:12:17.899476Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.963561Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.963561Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:63a31e3e54e68d420f5f8ca97e9fc5d5fa19fe25b7cc482e234f8c055ac45256","observation_id":"cd1b59db-98e2-4e10-964d-6ad6cb94c4f8","resolution":{"observed_at":"2026-08-02T07:12:17.963561Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-05T17:48:12.430235Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-02T07:12:18.056245Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.056245Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:0f7600a7f4539db524992acc363ad7a101060b1f9c31001cf1e7ad5b5304de65","observation_id":"2fc94877-60df-443b-98a2-571a69580b3c","resolution":{"observed_at":"2026-08-02T07:12:18.056245Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.157849Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.157849Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:0635fe2894c27248a00f795804d14f496ccc64be45c0944b41ea2c388dbb8c02","observation_id":"c1f2c0c2-1fa6-4e1f-a3eb-4177b08feeb7","resolution":{"observed_at":"2026-08-02T07:12:18.157849Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.21485","last_updated":"2025-07-29T03:59:19Z","snapshot_observed_at":"2026-08-06T12:46:40.103579Z","submitted_at":"2025-07-29T03:59:19Z","title":"HLSDebugger: Identification and Correction of Logic Bugs in HLS Code with LLM Solutions","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.21485","snapshot_observed_at":"2026-08-02T07:12:18.223452Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.223452Z"},"links":{"cited_paper":"/paper/2507.21485","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:945e3b54d3de9ba68257cf4915f6fb518c0a3718bf7a4e85631ff89c473a44a0","observation_id":"18dbc46f-5b14-40e0-8494-9d25e3cde02f","resolution":{"observed_at":"2026-08-02T07:12:18.223452Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.351888Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.351888Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:d43177111ab6a588d4e0b2b0a08a328c808b56fcca3035af02f2612f10360540","observation_id":"7e2a4d32-8b81-4ae0-ad40-1dd46f96a0ad","resolution":{"observed_at":"2026-08-02T07:12:18.351888Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.508423Z","title":null,"venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.508423Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:92c0a9e21479d5399c34a53cf0489c6ee464882a21308e82cfc30878b621f038","observation_id":"ba79b26c-24c8-4fcd-a71f-82206005d445","resolution":{"observed_at":"2026-08-02T07:12:18.508423Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.706787Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.706787Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:e4f878679c9c32d8ece77f57d247e7260141e11b4d0a8d912c8c3a211e9e17ba","observation_id":"a05f18b2-0553-44ce-9f84-818d1e2520fd","resolution":{"observed_at":"2026-08-02T07:12:18.706787Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.870497Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.870497Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:34a87220f1be6cbca67ae0090663f5810442022a01ca1b49c4635d25967f2c03","observation_id":"b8d7066f-865f-4fb5-bc97-ee10f77e8a17","resolution":{"observed_at":"2026-08-02T07:12:18.870497Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:18.990637Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:18.990637Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:331195055b10eb7f568acd95f649b2296b74156d26b3507249fbef1547c0dcf8","observation_id":"7c6a4f6d-38f0-4e85-9152-405c4d82d9b4","resolution":{"observed_at":"2026-08-02T07:12:18.990637Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.052736Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.052736Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:dad58a3bb0badffdd3387c51349b13d78f587d4e40e19b2d36e2b4833d80f40d","observation_id":"7f7ec560-e2e6-4ca4-9498-642dee57400b","resolution":{"observed_at":"2026-08-02T07:12:19.052736Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.112195Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation Conference’17, July 2017, Washington, DC, USA","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.112195Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:6310b332efdf5e79cfe4ff78216cf9183d5edc58b22dab135db8127d4e4d0371","observation_id":"20e8f4ee-d098-454a-aba4-4c1ff204dca4","resolution":{"observed_at":"2026-08-02T07:12:19.112195Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.192673Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.192673Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:f187695ab5b7059474b05cbdfe3f104707d888835c2beea7a7612a3879a6420b","observation_id":"f1891a2a-1b4e-4842-9c0d-7c474fc5a7cd","resolution":{"observed_at":"2026-08-02T07:12:19.192673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.250643Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.250643Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:25cfe6d9ebe043a5c0581fde1f2af2ea4304fa882e50a4509f33b694e951d05c","observation_id":"ea42e136-696a-44f2-b602-74bb73d0213d","resolution":{"observed_at":"2026-08-02T07:12:19.250643Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.364858Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.364858Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:ae6f7f7b831afc11b5b47d061cdba30ef2576db2e18bd9763920f0c363033893","observation_id":"c2bf4c4f-fa37-496c-86a2-ce9eac7149eb","resolution":{"observed_at":"2026-08-02T07:12:19.364858Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.456099Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.456099Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:6c2920c6380a7f8e4d9eb5e4d737c6998f1d9da3c23222403c0919c7c14da67a","observation_id":"8a936d58-72f3-4f9f-8c52-e4ad4689405e","resolution":{"observed_at":"2026-08-02T07:12:19.456099Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.544186Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.544186Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:fe24be5c2e2bab5548ee484446129ac7bdb0b6b076f9fee78f201644ad531fd2","observation_id":"28a50ba5-77b8-43d0-804b-9561b1cc934e","resolution":{"observed_at":"2026-08-02T07:12:19.544186Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.605147Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.605147Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:8054525536985b16338947e5054a2ed7ac7b2b7127fa1dafc9696e7448207cfa","observation_id":"a1e7f195-c483-4a88-8ef9-2f725db3b0fb","resolution":{"observed_at":"2026-08-02T07:12:19.605147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.660434Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.660434Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:5e245b5da50c2be5bce8484c3a3d2203cb156404127e186ef61341f8656663fd","observation_id":"8fd225c0-3d78-4064-ba0c-c693909a0c28","resolution":{"observed_at":"2026-08-02T07:12:19.660434Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.746693Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.746693Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:e99a3103f042e755971a4b57d7022638e683943f0a3624182f9ef960f8055cb1","observation_id":"7fbda8b5-5e47-49f1-9138-c71e7ce9e048","resolution":{"observed_at":"2026-08-02T07:12:19.746693Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:19.873246Z","title":null,"venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:19.873246Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:55080d097c376b11d2bd068c08a9d8d0321861a19a11e3c3466d81bafff4dc9d","observation_id":"636536d8-ce25-47fd-a27c-5a1e0a99dd7f","resolution":{"observed_at":"2026-08-02T07:12:19.873246Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T07:12:17.405894Z","title":"In2024 IEEE LLM Aided Design Workshop (LAD)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.405894Z"},"links":{"citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:0632d62bbdfd14531d3aff2cf55842f30958ff64feeaa616ba2c0c3643563a62","observation_id":"a4b3e303-884a-442a-b8a3-0624beb2dea9","resolution":{"observed_at":"2026-08-02T07:12:17.405894Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T01:09:52.374087Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation"},"reference_resolution":{"displayed":40,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":40,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":40},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 40 of 40 outbound references and 0 inbound Pith citation observations for arXiv:2607.13079."}