{"as_of":"2026-08-18T07:15:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:438354fc971fa42f3976ac3bb7529c812d56f67aa7c24abc7573b3756cd04084","coverage":[{"denominator":36,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":36,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-02T00:17:24.756369Z","state":"measured"},{"denominator":36,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":36,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.15068/citation-record","integrity":"/paper/2607.15068/integrity","json":"/paper/2607.15068/citation-record.json","paper":"/paper/2607.15068"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.616455Z","title":"Stiff circuit system modeling via transformer,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.616455Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:35272b56a4e281eabf8c430b823785c6e35858ed5e4398e8d9499c586c5c3030","observation_id":"378ffafd-f606-491b-9152-69f8ff9fb3bd","resolution":{"observed_at":"2026-08-02T00:17:24.616455Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.621210Z","title":"Labeling cost sensitive batch active learning for brain tumor segmentation,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.621210Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:4c62608298724d4f202e0be4fdc00f2075188a767b6a402691fe90fd22ed3ef2","observation_id":"6a1f8dce-96c4-4a08-8b77-9ce773d9c3c6","resolution":{"observed_at":"2026-08-02T00:17:24.621210Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.625215Z","title":"Patternpaint: Practical layout pattern generation using diffusion-based inpainting,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.625215Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:4abfc3666fb6001d94e38e4095ed567619375520b173d454594b663e58032a61","observation_id":"a962b6c3-a879-48c5-a3d9-7e34f7c2cf94","resolution":{"observed_at":"2026-08-02T00:17:24.625215Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.629526Z","title":"Diffusion- model-enhanced layout pattern generation for sub-3nm dfm,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.629526Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:44c3d42a4e780bd6751e4adba9ffc049e4edf6dfd2ecab09dfee95464950a358","observation_id":"4f917b3a-372b-4185-b296-1ac825b77bb3","resolution":{"observed_at":"2026-08-02T00:17:24.629526Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.634349Z","title":"Dark silicon and the end of multicore scaling,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.634349Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:282315639dda33e19f6ed1accb9d7893d7a4d44f91033fb1006c7aa0324481a4","observation_id":"f028c881-6169-40cf-8cb0-92941eb52ae8","resolution":{"observed_at":"2026-08-02T00:17:24.634349Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.638519Z","title":"A reconfigurable fabric for accelerating large-scale datacenter services,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.638519Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:9ce7ca94f55b719b7c84dfd42b8569d4ccd8e59d5f7811416f5f64e6d00bbe85","observation_id":"9c61af0a-1f87-48f3-924a-e4c306ced814","resolution":{"observed_at":"2026-08-02T00:17:24.638519Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.643148Z","title":"A cloud-scale acceleration architecture,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.643148Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:be8254fb8bdf062f8173c22484c123a94b02553ef3c5df949a74fe14dafb3310","observation_id":"198c0bc9-ac30-4cd7-9d60-9c1cd76e7863","resolution":{"observed_at":"2026-08-02T00:17:24.643148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.647108Z","title":"FPGA HLS today: Successes, challenges, and opportunities,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.647108Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:f0e0970092093a095d950b5ad94fe5953cc2c0600bb5c2dff6495d5d6eedab33","observation_id":"0d8db604-7992-42cf-87ab-969635bb4d95","resolution":{"observed_at":"2026-08-02T00:17:24.647108Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.651663Z","title":"High-level synthesis design space explo- ration: Past, present, and future,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.651663Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:5808bffe21626fb8a1fec811cfaa84b75f59d3b29f5a61012f1b19fb2a72e173","observation_id":"cc300a7b-0064-4c30-9236-12db74c7eabb","resolution":{"observed_at":"2026-08-02T00:17:24.651663Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.655707Z","title":"Allo: A programming model for composable accelerator design,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.655707Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:44ca164d0bd7905e257d7a78b55c80d38398cfcf4fc2ad1c7a2f876569ea2898","observation_id":"d22894bf-4280-43bd-814f-0bf2401e0285","resolution":{"observed_at":"2026-08-02T00:17:24.655707Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.659883Z","title":"The landscape of parallel computing research: A view from Berkeley,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.659883Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:541278c2495f1e9c5c8cdd52db451bfb5e1019a6cb5890f73ea1424ee9ad8df2","observation_id":"ca7a63a8-de96-4bdc-a64e-515179bf83bb","resolution":{"observed_at":"2026-08-02T00:17:24.659883Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.663798Z","title":"MachSuite: Benchmarks for accelerator design and customized architectures,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.663798Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:e8d73096aac105b08ad59115de9b703755b5d17b220bb67e3658ea0e4a597c1c","observation_id":"ec6b33dd-5bde-49a7-a937-88bb6f6c3be6","resolution":{"observed_at":"2026-08-02T00:17:24.663798Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.668133Z","title":"Rodinia: A benchmark suite for heterogeneous computing,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.668133Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:a62cea07f1bfeb0dfa4cb5884ad59b61159f16f634dd4eb9864a691b496d0f13","observation_id":"17460494-0aa9-4f0a-bbfd-a5bcfd233868","resolution":{"observed_at":"2026-08-02T00:17:24.668133Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.671685Z","title":"CHStone: A benchmark program suite for practical C-based high-level synthesis,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.671685Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:0eaf8b5e445d880a36008ec0c105c8e505110354a7d6081e3bf5e79ccdcea2dc","observation_id":"1f609b53-e036-4c72-b597-a09a417ac139","resolution":{"observed_at":"2026-08-02T00:17:24.671685Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.675682Z","title":"Rosetta: A realistic high-level synthesis benchmark suite for software programmable FPGAs,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.675682Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:c5642f982d241262c6a5c44793cec8d54844f5a92fe78a16a2bbd82ba83ab35e","observation_id":"718b57ff-d4b4-4c6e-a00b-83f8d4addd0e","resolution":{"observed_at":"2026-08-02T00:17:24.675682Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.679406Z","title":"MLPerf inference benchmark,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.679406Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:d3bb3872288995bb1b34fcec72d678dd90ebc7e2292d4ca6a98e78d7d0b8eb2a","observation_id":"a85f4013-f31a-4eb6-a41c-3bcd1b77acb1","resolution":{"observed_at":"2026-08-02T00:17:24.679406Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.683062Z","title":"ScaleHLS: A scalable high-level synthesis framework with multi-level transforma- tions and optimizations,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.683062Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:554973a0847a4f35d84974eae2625776280c378080559d36ce27eed283e98cf9","observation_id":"09740543-f3bb-45af-8e2d-60b5146bbdc0","resolution":{"observed_at":"2026-08-02T00:17:24.683062Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.686860Z","title":"Decoupling algorithms from schedules for easy optimization of image processing pipelines,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.686860Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:8a2ce29456101ad14ae62c87f59d38e49fe6809707d754f1df9329980a79334d","observation_id":"191058f6-bdd5-4ffb-a1e0-1216521ae684","resolution":{"observed_at":"2026-08-02T00:17:24.686860Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.690537Z","title":"TVM: An automated end-to-end optimizing compiler for deep learning,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.690537Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:663e54af4d1fbaf16237cd32d5c53eb08cad45224186aa21d3707f2609c14599","observation_id":"25602d2a-73f3-4e92-8cf1-5c7a0ca62f6e","resolution":{"observed_at":"2026-08-02T00:17:24.690537Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.694110Z","title":"HeteroCL: A multi-paradigm programming infrastructure for software-defined reconfigurable computing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.694110Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:873b69ae13818818bb55929b73f82ec6f7fb55637b3abade220d3de43603b745","observation_id":"0b5850d9-3e51-48c6-b583-5b4d2de8a59d","resolution":{"observed_at":"2026-08-02T00:17:24.694110Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.698711Z","title":"fpgaConvNet: A framework for mapping convolutional neural networks on FPGAs,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.698711Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:a58dfe333743aea43dea4b3f80ea6ce07fb2b254dc6d308d6ce9929239f91c9b","observation_id":"9c80d0d9-ad0d-462a-b72e-56f4e0c8b7d3","resolution":{"observed_at":"2026-08-02T00:17:24.698711Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.702515Z","title":"DNNBuilder: An automated tool for building high-performance DNN hardware accelerators for FPGAs,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.702515Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:6fcabd0874ee3242c7f819ff22ef7ae643ede0878e7ad3f3b40f5291696ac54b","observation_id":"fb874a9a-35d3-4976-887a-a12f40051b41","resolution":{"observed_at":"2026-08-02T00:17:24.702515Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.706434Z","title":"In-datacenter performance analysis of a tensor processing unit,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.706434Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:a8d9e0aba0a4b20023b989dfe6e9b69ba14947b3d9032585338433e29b3959ee","observation_id":"fa761949-cffc-4757-adc7-416213ccc13c","resolution":{"observed_at":"2026-08-02T00:17:24.706434Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.710251Z","title":"Gemmini: Enabling systematic deep-learning archi- tecture evaluation via full-stack integration,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.710251Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:514bc7cd7afef3274200cb81f1f5d0946d1bd309a790f2ec0498be41dd4c6307","observation_id":"d1c38035-6d82-4be7-9b27-f0fb37943058","resolution":{"observed_at":"2026-08-02T00:17:24.710251Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.713826Z","title":"LegUp: High-level synthesis for FPGA-based processor/accelerator systems,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.713826Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:edfa9fcd08ef0073b4abaaa5bf719877a7c5d42d1e8bb5ad22aaf008ac98b066","observation_id":"684f6316-c0d1-4eb0-a77e-246ed03778c9","resolution":{"observed_at":"2026-08-02T00:17:24.713826Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2002.11054","last_updated":"2020-03-01T00:38:46Z","snapshot_observed_at":"2026-08-15T17:18:59.163433Z","submitted_at":"2020-02-25T17:24:50Z","title":"MLIR: A Compiler Infrastructure for the End of Moore's Law","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2002.11054","snapshot_observed_at":"2026-08-02T00:17:24.717495Z","title":"MLIR: A compiler infrastructure for the end of Moore’s law,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.717495Z"},"links":{"cited_paper":"/paper/2002.11054","citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:b116f2ac5abe33dca8361c31ccf70df7d532fdf676ec60485391791a25a85947","observation_id":"30668b16-dfad-42ab-807e-c86f460a439f","resolution":{"observed_at":"2026-08-02T00:17:24.717495Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.721376Z","title":"VTR 7.0: Next generation architecture and CAD system for FPGAs,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.721376Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:5a8b3535baf9bd811096a73a16c71926671c252cfced6f5e388413507a43f351","observation_id":"9161ff0c-ee36-468c-9fd3-9efaa229c068","resolution":{"observed_at":"2026-08-02T00:17:24.721376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.725168Z","title":"AutoBridge: Coupling coarse-grained floorplanning and pipelining for high-frequency HLS design on multi-die FPGAs,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.725168Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:b14b2a3b829d5918fb18e971df716d3fc2a088fe71df6751aa93a7c7e22b7673","observation_id":"ac3d45c8-9819-425b-bba7-45e074e48eeb","resolution":{"observed_at":"2026-08-02T00:17:24.725168Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.729014Z","title":"TAPA: A scalable task-parallel dataflow programming framework for modern FPGAs with co-optimization of HLS and physical design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.729014Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:338941a824df2dbe4bb1ed4785ae010bb04fdccd1f920546095a463cb8638d03","observation_id":"1aff14d2-78fd-4a3a-b581-6af46fcee82c","resolution":{"observed_at":"2026-08-02T00:17:24.729014Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.732720Z","title":"Chisel: Constructing hardware in a Scala embedded language,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.732720Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:f09968b4330996af017cd1ccc2c42d914b5be8eba8d55eeb105a0318d409298f","observation_id":"40d5d297-2483-4f1c-9fb9-6833534d845f","resolution":{"observed_at":"2026-08-02T00:17:24.732720Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.736677Z","title":"OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.736677Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:1b3af2f1859ed4363f65c54d45f6d40d5abcc8108b6a85317d9d7233929a223e","observation_id":"7b91fdbf-250c-48ee-babb-99e60df2bef4","resolution":{"observed_at":"2026-08-02T00:17:24.736677Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.740448Z","title":"On learning-based methods for design- space exploration with high-level synthesis,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.740448Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:4cc2f9bbfb1293343dd7890fbc3fc69ba7b2b07b0c21076b1ac388245fee40fa","observation_id":"61314dd7-229e-4dfc-af6a-95794cd5bfe5","resolution":{"observed_at":"2026-08-02T00:17:24.740448Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.744196Z","title":"AutoDSE: Enabling software programmers to design efficient FPGA accelerators,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.744196Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:cca743882437ebe1fb8a9470a30c9426dfa829ede8c69beece8dea50d5c224ca","observation_id":"0cbee2a1-e13c-4a78-8439-42d9a813cc79","resolution":{"observed_at":"2026-08-02T00:17:24.744196Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.747896Z","title":"From predict to generate: A cross-layer survey of generative ai for ic design and manufacturing,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.747896Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:4c47eaae0e6dd877bb80cd0f3d219f0ad6cdfb53bc40de852f3da1cbdc3bf9dc","observation_id":"4245a5a1-9cab-4597-bf05-4f159bb1d820","resolution":{"observed_at":"2026-08-02T00:17:24.747896Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.752237Z","title":"Toward engineering agi: Benchmarking the engineering design capabilities of llms,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.752237Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:664841b9d60205d6209e5aa0c15806ea3c5e20c89caec84e00c73dc77a64f7e3","observation_id":"a5db22e7-d50b-4321-88ee-39af16fe3e46","resolution":{"observed_at":"2026-08-02T00:17:24.752237Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-02T00:17:24.756369Z","title":"Available: https://proceedings.neurips.cc/paper files/ paper/2025/file/664f777548205fb6e0cbb0965e8d2e16-Paper-Datasets and Benchmarks Track.pdf","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-02T00:17:24.756369Z"},"links":{"citing_paper":"/paper/2607.15068"},"observation_digest":"sha256:01bbd8298ad03c0f0caf0d6376c1179527faf18d9efdf623f5d21b860e72e72f","observation_id":"202d4c09-bd87-4c62-b668-f24875144dc3","resolution":{"observed_at":"2026-08-02T00:17:24.756369Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.15068","last_updated":"2026-07-16T14:41:17Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-15T15:32:32.541537Z","submitted_at":"2026-07-16T14:41:17Z","title":"Pattern-Guided Design Space Exploration for FPGA Accelerator Design"},"reference_resolution":{"displayed":36,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":36,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":36},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 36 of 36 outbound references and 0 inbound Pith citation observations for arXiv:2607.15068."}