{"as_of":"2026-08-11T03:35:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:89d1ff2648f3fdf44f37aeeb2a8beabaff4d4bca6f86e4a7b897195c729126be","coverage":[{"denominator":13,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":13,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T08:24:26.702107Z","state":"measured"},{"denominator":13,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":13,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.21130/citation-record","integrity":"/paper/2607.21130/integrity","json":"/paper/2607.21130/citation-record.json","paper":"/paper/2607.21130"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:25.589576Z","title":"Advances in Neural Information Processing Systems33, 11285–11297 (2020)","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:25.589576Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:23ea307af486b452b23d101557c2f489a5feb21acc10a0b8f58375ba68b7b299","observation_id":"77acf553-0c07-4043-a6c0-4d9a378f85c0","resolution":{"observed_at":"2026-08-01T08:24:25.589576Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:25.664023Z","title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2024)","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:25.664023Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:5687336e32841c175eef5707d29121109beb35e5bc053db9abff17d8faa50b35","observation_id":"e7ca3dcc-950d-4b3b-9fe5-c0f0961e4745","resolution":{"observed_at":"2026-08-01T08:24:25.664023Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1911.09925","last_updated":"2021-07-09T06:53:12Z","snapshot_observed_at":"2026-08-10T04:37:22.313608Z","submitted_at":"2019-11-22T08:51:28Z","title":"Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1911.09925","snapshot_observed_at":"2026-08-01T08:24:25.785147Z","title":"arXiv preprint arXiv:1911.099253(25), 15–17 (2019)","venue":null,"work_id":null,"year":1911},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:25.785147Z"},"links":{"cited_paper":"/paper/1911.09925","citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:63e8604903564ff164b70c1627bfbcc066c37837b6af96e4d0563ca37a56685d","observation_id":"dcd80e8d-d8d6-4b08-bde6-e25824c5e446","resolution":{"observed_at":"2026-08-01T08:24:25.785147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:25.843006Z","title":"0: Risc-v embedded vector unit with half- precision floating-point support for tinyml","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:25.843006Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:e4ceddfb4d72d1e02c770e554e7bceb807dcdef1ea4881820dd872b08a04ef28","observation_id":"02db8147-1a9f-46cd-9948-322b6abbd122","resolution":{"observed_at":"2026-08-01T08:24:25.843006Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:25.969813Z","title":"IEEE Transactions on Computers (2026)","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:25.969813Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:e16329736659c111bf51c1ec4adf18fccb898c3e0751fc6d47bd52ef83262759","observation_id":"95beccbf-ee0a-4d80-8740-6c1314a0d5c9","resolution":{"observed_at":"2026-08-01T08:24:25.969813Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.076205Z","title":"In: Proceedings of the 21st ACM International Conference on Computing Frontiers: Workshops and Special Sessions","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.076205Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:c9f2784d4ed6ba03719794276c9436ea0f321fa0f6ffc5b68e96eb95fc460934","observation_id":"9235a2dc-cb68-43d7-9b5c-67126fc03d33","resolution":{"observed_at":"2026-08-01T08:24:26.076205Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.170403Z","title":"In: 2025 33rd Telecommunications Forum (TELFOR)","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.170403Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:f9f662ccdc502a34074b2894f59fef0704582b7cf8c5ae01a0a90e1ddcbc10a2","observation_id":"df53e150-2994-418e-bfd1-e4ea1bc85247","resolution":{"observed_at":"2026-08-01T08:24:26.170403Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.274454Z","title":"In: International Conference on Embedded Computer Systems","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.274454Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:5a904c694ccbf1977f3d74a030aefaa7cd29fca01dd91142c0b920f731daaff5","observation_id":"63837ba8-de2e-473b-b6df-5d5c7f757386","resolution":{"observed_at":"2026-08-01T08:24:26.274454Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.359738Z","title":"In: 2020 IEEE International Symposium on Circuits and Systems (ISCAS)","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.359738Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:fec0dfed8db7db959220f1c43f39d7a2cd53350afc9819723586c70453c02bee","observation_id":"6053f72c-5bdb-4efb-a5c3-53b99c680fec","resolution":{"observed_at":"2026-08-01T08:24:26.359738Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.435926Z","title":"IEEE Transactions on Computers73(7), 1822–1836 (2024)","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.435926Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:5ebaa90a4585baba02e0651a513da12a5a7f2478e8f9ee38975adcde2a15ceab","observation_id":"8a0c0847-791f-408f-be6a-d6a104fb0f31","resolution":{"observed_at":"2026-08-01T08:24:26.435926Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.544061Z","title":"In: International Conference on Data Science and Artificial Intelligence","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.544061Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:5622c643cba9e7c23767297823425d6bdb3227875fcf3ddd74b70fd8c64acf9b","observation_id":"baf9d085-bd8c-4197-ad4d-621c23ae9dc5","resolution":{"observed_at":"2026-08-01T08:24:26.544061Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.620581Z","title":"In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.620581Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:872e6415a8f12e6721f51dd977ea36942cc40b071b5a2cd38d8b0df5ea9a0406","observation_id":"d2069f0b-888a-47ae-a437-8c263640a95d","resolution":{"observed_at":"2026-08-01T08:24:26.620581Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T08:24:26.702107Z","title":"IEEE Transactions on Pattern Analysis and Machine Intelligence46(6), 4519–4533 (2024) 7","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-01T08:24:26.702107Z"},"links":{"citing_paper":"/paper/2607.21130"},"observation_digest":"sha256:425244a1615907b20b2c0f04fd9bc3850404ab07172532f426319ccd37ce20cf","observation_id":"8de5e572-1ab9-457d-9b1b-bba3ff9a9cb9","resolution":{"observed_at":"2026-08-01T08:24:26.702107Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.21130","last_updated":"2026-07-23T10:06:11Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T04:37:43.999767Z","submitted_at":"2026-07-23T10:06:11Z","title":"Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core"},"reference_resolution":{"displayed":13,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":13,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":13},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 13 of 13 outbound references and 0 inbound Pith citation observations for arXiv:2607.21130."}