{"as_of":"2026-08-10T10:15:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:95fdb6cf52334adb09745b2b863d1847eaafb17b16364af59e594223783f744f","coverage":[{"denominator":25,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":25,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-30T23:35:19.862432Z","state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.24854/citation-record","integrity":"/paper/2607.24854/integrity","json":"/paper/2607.24854/citation-record.json","paper":"/paper/2607.24854"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.752847Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.752847Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:305be35bc6bb545fadccfa457d8669cf0aeb7c6bde0ae23a27cdbde4f61318ba","observation_id":"a0651af8-1b96-4a74-bdaf-7a2b83e84f64","resolution":{"observed_at":"2026-07-30T23:35:19.752847Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.758619Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.758619Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:4d50dbe6822f2d34018afd5a0e0180608a69e2ae4411b18a945b7bcd893a5c1d","observation_id":"2a235802-478c-4043-b370-12eb3acb8ca0","resolution":{"observed_at":"2026-07-30T23:35:19.758619Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-08T11:58:24.516369Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-07-30T23:35:19.763444Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.763444Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:10538ea0a88654490a464201e26d229b3c99b7755095cec8c575bc6dbd6a5fb4","observation_id":"f62c8a11-d2f3-4b84-be98-ef719af9780b","resolution":{"observed_at":"2026-07-30T23:35:19.763444Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.768906Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.768906Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:d4ed442eb323402f73b0654041a7557d6864c0876b91ec81e384f30ba09a0289","observation_id":"3f2aed8c-3ef4-41b6-af5c-03565b6d51ae","resolution":{"observed_at":"2026-07-30T23:35:19.768906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.773583Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.773583Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:82454fc1c03ae9b8d75116047eed52b0c2cc2ff73b9837cc7b4f9aa2d9fe7462","observation_id":"19755cc5-9bb4-4234-a737-2acc88af5249","resolution":{"observed_at":"2026-07-30T23:35:19.773583Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.778073Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.778073Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:23689c313e6d6067a09fcdba9edca9907a7c22ca9a45bad2c1251cec3f27f77e","observation_id":"dfc4697e-af27-4dd5-be65-89f1c44cf9ba","resolution":{"observed_at":"2026-07-30T23:35:19.778073Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.783027Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.783027Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:e05e52e169a01568744a10cf9f0cfa8cb8b097b6816bddac85a9e28894e2f802","observation_id":"ade59690-b66d-426a-b65e-9c619b60274e","resolution":{"observed_at":"2026-07-30T23:35:19.783027Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.787175Z","title":null,"venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.787175Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:b85ccc2f0e65ddbb53cbb9fb6c098c46c689b015d7ddbfa570dcd69fc26d908a","observation_id":"13b8d617-bf2e-4688-968e-bbbd165bd0e1","resolution":{"observed_at":"2026-07-30T23:35:19.787175Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.20439","last_updated":"2025-07-27T23:16:14Z","snapshot_observed_at":"2026-08-07T08:26:38.024790Z","submitted_at":"2025-07-27T23:16:14Z","title":"When Prompts Go Wrong: Evaluating Code Model Robustness to Ambiguous, Contradictory, and Incomplete Task Descriptions","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.20439","snapshot_observed_at":"2026-07-30T23:35:19.791382Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.791382Z"},"links":{"cited_paper":"/paper/2507.20439","citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:428d919fd76b5fb72f6e0b957e271a5247e5960f1f9ba9f6545ca7199d9c22c0","observation_id":"2b7984f4-f449-4cc1-9e8d-bd32b8930620","resolution":{"observed_at":"2026-07-30T23:35:19.791382Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.796517Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.796517Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:8a8ebe4a0ad0755a3c0f10d2a08edef83ffddd7f4d25495b4ef1b8b313f9bf9a","observation_id":"731124ce-92ba-4eda-8ec2-2ba57f003f31","resolution":{"observed_at":"2026-07-30T23:35:19.796517Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.801076Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.801076Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:6ac8a31e72f675039b9f6359c8f602750c2cbfcd4394179fc49414caa6593962","observation_id":"726e48e6-9193-471f-867b-643319f3c729","resolution":{"observed_at":"2026-07-30T23:35:19.801076Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.805491Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.805491Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:cb015213102d9ecd5a5b6531403aeea2f7e8696dba3a5cf40a37b17dd61d6588","observation_id":"11b7fc79-3ac3-4026-8bd3-9ae94eb773ed","resolution":{"observed_at":"2026-07-30T23:35:19.805491Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.815208Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.815208Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:0179cfcb7e6f3ffffa5286ee96fb0598ca1b415971511daf8caddc84d97a013f","observation_id":"98efdcb1-92ff-4df9-aa21-5c8cc6807a2b","resolution":{"observed_at":"2026-07-30T23:35:19.815208Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.820005Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.820005Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:66ebd4720393374abec0b2821a79d208cb4f03cd995c3ee80eba7ae42e0ddbd3","observation_id":"452c0709-dc83-4b38-82a6-eae428e240be","resolution":{"observed_at":"2026-07-30T23:35:19.820005Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.824550Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.824550Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:b08a9352fdf98d3ac8160a2fba175b5f9aecd3f51acc3e51c3c95cd47d3f004d","observation_id":"ec4b63ab-fd59-42dc-8dff-54ec6f8bc2af","resolution":{"observed_at":"2026-07-30T23:35:19.824550Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.828492Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.828492Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:fefad8ae2fa508a93d2737faca1f760247d86ae2b49c8ce4257decd1330ee7a1","observation_id":"ed887c00-4904-46bb-88b1-de9dc491da55","resolution":{"observed_at":"2026-07-30T23:35:19.828492Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-05T17:48:12.430235Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-07-30T23:35:19.832385Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.832385Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:f5afa3d6967321c00a933403b7432563ab568699b1685bcacf1f1d6f85e6ffe5","observation_id":"48c82e9d-e158-4cd3-99db-c1da535d5301","resolution":{"observed_at":"2026-07-30T23:35:19.832385Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.836893Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.836893Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:5c1b5176fa7b84b78b669d36b8af42e977ec4b414c31aab090d78d3feffb4956","observation_id":"7cdbdc30-fac4-4e0a-bc6e-988ecbf32c34","resolution":{"observed_at":"2026-07-30T23:35:19.836893Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.840855Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.840855Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:6a81cdbdd76ae55669a00228a5e56996f196ddfa7b3762faee4fb41fe0471a7a","observation_id":"714b9e40-965e-4b72-933b-e920b12b10d8","resolution":{"observed_at":"2026-07-30T23:35:19.840855Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.845405Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.845405Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:1d13585213142c9ce5db808f3192e4f656490a37a569d0c2d22ce6a483b1be7e","observation_id":"55ba8edb-af49-48d0-9451-e1e9384b06d1","resolution":{"observed_at":"2026-07-30T23:35:19.845405Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.849720Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.849720Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:0ae703f77a2296a7374ca18f28f980ee11831c2c5d18f8dc150e304a231010e3","observation_id":"4dae034f-a253-4ea3-b2f8-f92dff6de37c","resolution":{"observed_at":"2026-07-30T23:35:19.849720Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.854082Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.854082Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:abf6999de5ea889ccfe79a694462145f53d680e5304dabbb5fef4d1998d4eb0e","observation_id":"9e9c31cb-b6c9-4ae3-9264-15a5c03fb7b0","resolution":{"observed_at":"2026-07-30T23:35:19.854082Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:19.858149Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.858149Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:5efa804d56097446d73f2f2d6034d9f21f4add5bf815b50428180ff817090613","observation_id":"5f11ae8c-e40e-4fda-adff-46e96043c1de","resolution":{"observed_at":"2026-07-30T23:35:19.858149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.20653","last_updated":"2026-06-30T07:17:34Z","snapshot_observed_at":"2026-08-07T15:58:16.254751Z","submitted_at":"2025-04-29T11:22:06Z","title":"SysVCoder: An LLM-Driven Framework for Systematic Generation of System-Level Design","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.20653","snapshot_observed_at":"2026-07-30T23:35:19.862432Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.862432Z"},"links":{"cited_paper":"/paper/2504.20653","citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:9853f298d61b104f038696cf726a11bfe190e4cf8718a900966089c52441bef3","observation_id":"d0d6b0bd-5a1f-4a07-94a1-61ca23cf6836","resolution":{"observed_at":"2026-07-30T23:35:19.862432Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s00766-021-","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-07-30T23:35:51.708186Z","title":"Requirements Engineering27, 2 (June 2022), 183–209","venue":null,"work_id":"93a2e45d-da75-49f1-9100-f72b7ca7652e","year":2022},"citing_paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation","version":1},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-07-30T23:35:19.810416Z"},"links":{"citing_paper":"/paper/2607.24854"},"observation_digest":"sha256:0e97b17e314e229b047cd0d93dc3401bf2a6e95096c612ae10adbefc0faef703","observation_id":"04365242-75eb-478e-a939-878714e6d715","resolution":{"observed_at":"2026-07-30T23:35:51.789885Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2607.24854","last_updated":"2026-07-25T22:57:05Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-08T04:14:03.739147Z","submitted_at":"2026-07-25T22:57:05Z","title":"VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation"},"reference_resolution":{"displayed":25,"state_counts":{"malformed_identifier":2,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":23,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":25},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 25 of 25 outbound references and 0 inbound Pith citation observations for arXiv:2607.24854."}