{"as_of":"2026-08-20T06:00:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e1d0741d9f74edf6cc5140666aaaecdc9c6b4eb3a9071543391cc201f3b1cc30","coverage":[{"denominator":47,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":47,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T00:45:26.744275Z","state":"measured"},{"denominator":47,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":47,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.00909/citation-record","integrity":"/paper/2608.00909/integrity","json":"/paper/2608.00909/citation-record.json","paper":"/paper/2608.00909"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:34.049726Z","title":"2023 , doi=","venue":null,"work_id":"2a087051-1950-4881-bdcc-374a010bfeda","year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.583117Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:362e2a56bc0dfea705db737b8c338175db583078a9d79a0f7c2932768a910102","observation_id":"1cd8c570-2fae-49df-92c1-7a4c71ddb22a","resolution":{"observed_at":"2026-08-06T00:45:34.138290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.856593Z","title":"Information Sciences , volume=","venue":null,"work_id":"e9db2efa-5558-4ff6-beca-45a4f08e452d","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.661614Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:ecfc4176efe6857fbb4b5d599270624a99ac9e5143b3627717ea8a11ffe05095","observation_id":"bf819ab1-59be-4583-aa32-b7f7e03c349a","resolution":{"observed_at":"2026-08-06T00:45:33.949734Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.646204Z","title":"The Role of","venue":null,"work_id":"a613883f-b416-47e4-be43-bfa70c69e071","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.708760Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:ec8f0e93d30fd62e8557fd2485ee60bf4c1d198f26b23255aa9c2daca51b9a3e","observation_id":"c5860ec5-330e-4b36-ad0b-f76aa179ac99","resolution":{"observed_at":"2026-08-06T00:45:33.748177Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.474206Z","title":"Comprehensive","venue":null,"work_id":"464dd83c-a390-4112-9cd0-35b2fed49a6a","year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.816173Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:9f44ecf5942dd9ceb8d3f8aa755b7cfcbde0dbc0060d7075de737c8fc9573a7b","observation_id":"81d7df23-482a-4856-aef6-546123cc94c6","resolution":{"observed_at":"2026-08-06T00:45:33.529250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.325437Z","title":null,"venue":null,"work_id":"f676a917-250e-4b13-901d-8f0b19aa9a51","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.890911Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:36721d2afda817c4b2e81e6458489f9ea6b501b1bf470f96395202292728c982","observation_id":"d8a3a02a-df2d-4254-9d27-98f705a5826f","resolution":{"observed_at":"2026-08-06T00:45:33.405048Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.106458Z","title":null,"venue":null,"work_id":"5f99aef1-a219-4e6c-9c77-d6a0b30f71c8","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.947270Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:85ebd5fbff83e3f8517962ee936836da617f0b18a8bfff0464e347aa3bd09444","observation_id":"0eea6162-eeb4-42a7-ac3c-3a44f8541617","resolution":{"observed_at":"2026-08-06T00:45:33.211024Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.916128Z","title":null,"venue":null,"work_id":"bd102a7e-ebdf-4ac2-a3cb-84ef0008f325","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.018135Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:b0463197a8d844c82eea5313b8d064a3cc90ddafc7803e686ffef07411adcf9b","observation_id":"d0e29a3d-4ac1-42e5-8bf2-a3864f67c571","resolution":{"observed_at":"2026-08-06T00:45:33.024799Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.738906Z","title":null,"venue":null,"work_id":"c35d0341-a975-4aa4-ac50-384251130e19","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.113380Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:74aa027f2622a4b9af4582f44bf68a4ce93a30f62332c2455eaa05905f757a29","observation_id":"c80b3f5f-259d-44e4-8595-030152e8ded5","resolution":{"observed_at":"2026-08-06T00:45:32.820322Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.596074Z","title":null,"venue":null,"work_id":"547b26c7-ae70-47f3-8876-5012adbffbcb","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.218460Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:c79779204dcdfe2c68cabea55938f1985c6812f94153451c0f3b0dc9cbf9e0ea","observation_id":"6a6a29a1-583a-4ff1-bbbf-9d42dca67c0b","resolution":{"observed_at":"2026-08-06T00:45:32.657659Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.376930Z","title":"Advances in Neural Information Processing Systems (NeurIPS) , year=","venue":null,"work_id":"aa57cb5a-e680-4009-8f69-cc66893a3c1a","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.298233Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:a40df5b2b8056642db9310b580b9de144d8c5482b5ca01bb5d17883efcc21c23","observation_id":"f327f778-b1aa-4bf3-b164-4edf1c4e9962","resolution":{"observed_at":"2026-08-06T00:45:32.478866Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.205934Z","title":"Exploring code language models for automated","venue":null,"work_id":"2bda3648-5bd3-41b1-a222-7e0773b3f77f","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":11,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.395026Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:0cbaf250b7ddcfcec620226e27d820512ffb7f7af51825de910634b18c443d4e","observation_id":"d8ab1861-38c8-4741-94d3-3c1825156b17","resolution":{"observed_at":"2026-08-06T00:45:32.296898Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.044395Z","title":"Build fast, trade fast:","venue":null,"work_id":"40a16016-90fb-4f91-a0fc-d38d488756e4","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.471214Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:01543213016743132040d554399a1b41daeb37b34811acc289bbb9059cd56dda","observation_id":"8d088125-ed99-4f43-88f8-b6187d5129f1","resolution":{"observed_at":"2026-08-06T00:45:32.114641Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.837176Z","title":"A low-latency library in","venue":null,"work_id":"777b376a-15fb-40b5-b61c-7a46547db8c2","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":13,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.558066Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:8f46ecb33b216e74b41089d16816964f39e0a8ba8a9a0d56d0c86d7ef0dd9c15","observation_id":"45e2e343-94e6-4681-8593-fbe72a9226b2","resolution":{"observed_at":"2026-08-06T00:45:31.929295Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.694589Z","title":null,"venue":null,"work_id":"7c1547fe-9402-441e-b8af-b855a06aa315","year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":14,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.634386Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:c0b31277fa5d3015097065dfe5e0db8ed444033fff1dab293663824665496ce2","observation_id":"4caafdf7-13bd-4efe-a771-086878693875","resolution":{"observed_at":"2026-08-06T00:45:31.766686Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.473467Z","title":"2021 , doi=","venue":null,"work_id":"d860856f-fcaf-4edf-8650-7b390a9d5eaa","year":2021},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":15,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.738883Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:b8be1f5fc3b19c0cd87ca7004aa63a2e8b9ecc2e7dab09a8193d71fae023c993","observation_id":"888e4d61-ad7d-451b-af59-d37cba81bced","resolution":{"observed_at":"2026-08-06T00:45:31.600349Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.234494Z","title":null,"venue":null,"work_id":"e1c43c02-9bd5-482b-89c6-e64db3c71dd3","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":16,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.849400Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:aa3de963f94c3529ea53e443ae850cc1754bd93e91a2003bca8fe04251184ee2","observation_id":"70911218-a3ee-4989-999a-9cc05b247288","resolution":{"observed_at":"2026-08-06T00:45:31.349445Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.056426Z","title":"Real-time order book building and snapshot generating for high frequency trading on","venue":null,"work_id":"5b248930-613b-4101-8691-544cf4b7e627","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":17,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.928360Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:7fc324e628999ae5511865fb43b19f9d281aae0e2f384164b3f6fb1a83d706d6","observation_id":"ae41aa1e-9b21-43b1-b405-831503132e86","resolution":{"observed_at":"2026-08-06T00:45:31.111567Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.894104Z","title":"Large language model for","venue":null,"work_id":"6d30c953-651b-4294-9240-709bac728f45","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":18,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.028666Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:78914c20337890346e2172248847920968612a87037dc14f89f8e970bee92f19","observation_id":"e043216b-5ab1-4886-a9f3-39c26ff79266","resolution":{"observed_at":"2026-08-06T00:45:30.947184Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.700306Z","title":null,"venue":null,"work_id":"4149d7d5-73f4-4c2e-a41e-a4620c8074a2","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":19,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.134982Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:c33e5d8799e0be469e188f5eb1eab5fe6b0a542bd4642ab847a0873fa7cb00d6","observation_id":"22c433fc-05fc-4048-a0b1-27ed5342fed6","resolution":{"observed_at":"2026-08-06T00:45:30.809528Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.507762Z","title":"2026 , doi=","venue":null,"work_id":"fa2d1401-e1ee-4293-a661-05aa170014a9","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":20,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.246419Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:a9ec6ca6c9af57ae3918c48bcfd9553afb8bbe150172615ae9f1ad27e18990d6","observation_id":"e9224f7e-d044-4d55-aa70-fd7cba8b0456","resolution":{"observed_at":"2026-08-06T00:45:30.619107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.320154Z","title":"NAECON , year=","venue":null,"work_id":"6e94cdb1-4130-4d02-8440-eb350df202b1","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":21,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.356164Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:a2a8a862327c03f8b4ef781f68900d00a8c16cd1af30edf13d925dabd71fb588","observation_id":"de05af08-964b-48e2-9237-008aef0fb894","resolution":{"observed_at":"2026-08-06T00:45:30.407261Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.067238Z","title":"IEEE International Performance Computing and Communications Conference (IPCCC) , year=","venue":null,"work_id":"348186e8-33d4-44a3-9387-25123be25e62","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":22,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.460133Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:f9470434f5e32dc6eee86b2805d8b012b767d2a64f8388c62302885d93a987aa","observation_id":"8020027a-3d84-4f90-9269-57219e0e1885","resolution":{"observed_at":"2026-08-06T00:45:30.200824Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-19T22:56:40.589361Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-06T00:45:24.542140Z","title":"CoRR , volume =","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":23,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.542140Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:9c1a04c80ea866e44ecbc35834da3bdf678b491755c2706e16e9ec4e7daa5651","observation_id":"e3a642ab-b41d-4ecd-93d2-3edef7f48e43","resolution":{"observed_at":"2026-08-06T00:45:24.542140Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2026.12311","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:28.994499Z","title":null,"venue":null,"work_id":"ff001525-bfdf-4f0c-8173-fad078223aab","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":24,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.641741Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:c420daf39b94773c86d60f2411fc653275e7808d1c3bc79adeb35c3af6cfe791","observation_id":"1f312784-9ef0-4384-a6a0-073f739f0d6a","resolution":{"observed_at":"2026-08-06T00:45:29.086008Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.871460Z","title":"Electronics , VOLUME =","venue":null,"work_id":"31593e6f-a25b-452d-a521-845dcca98c64","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":25,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.724591Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:058afbc63ea24fa4eb7a846369ce7777736c2a4b59cc531987d84dab262d09b6","observation_id":"f72e8333-445d-4d53-b21c-246a6714657e","resolution":{"observed_at":"2026-08-06T00:45:29.957302Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-16T21:51:53.107849Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-06T00:45:24.830628Z","title":"Comprehensive Verilog Design Problems:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":26,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.830628Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:9faa57f6c96825f1a5b84395635ca79f4d5cf7a76df045c8c00ff87a885d67c3","observation_id":"60de5fe6-2dfe-447c-b64e-78344d342b27","resolution":{"observed_at":"2026-08-06T00:45:24.830628Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:24.927610Z","title":"VeriGen:","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":27,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.927610Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:cb62357c9fa624effc195968497824908a58a2cdd4387c254826722265b6255b","observation_id":"83532fd8-386a-456c-a389-d8e91b927320","resolution":{"observed_at":"2026-08-06T00:45:24.927610Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.004522Z","title":"Proceedings of the 29th Asia and South Pacific Design Automation Conference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":28,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.004522Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:e969901a05ec1ac781eb44239214d64737bdfe79f77e4f260ea89c97c389ffdd","observation_id":"3090ea33-fb3f-4845-8639-12dc1408dc1e","resolution":{"observed_at":"2026-08-06T00:45:25.004522Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.136543Z","title":"2023 , url =","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":29,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.136543Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:d260ef349ca233434e648d0d6b2a837f8e9bd151d00d3dab405fc6992262700d","observation_id":"5cfd192e-3ace-4979-8871-ebbffd155bc8","resolution":{"observed_at":"2026-08-06T00:45:25.136543Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.244037Z","title":"ResBench:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":30,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.244037Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:8f8c44a8fc37d6ca754b85d191240becbbd31c360070c4334d4bff4a61868d6e","observation_id":"9fbf76e3-5230-4210-9cd8-b450d10035a8","resolution":{"observed_at":"2026-08-06T00:45:25.244037Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.322511Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":31,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.322511Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:abb42fab0fcebe77909f58a723f4f0553b73bc433aeaee4a6245ee8936812c5d","observation_id":"4dc1ce81-58ef-4431-8d1e-e3b35bf56f9d","resolution":{"observed_at":"2026-08-06T00:45:25.322511Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.692489Z","title":"Mercury:","venue":null,"work_id":"e4837b1e-b059-46b8-807e-c7352af0c266","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":32,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.421490Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:b36f3c58581e859ce02567227df9a708ac928106448d2d1b829d5dc36a303107","observation_id":"98e48c7c-2b2e-40de-b137-81bc39d5ee95","resolution":{"observed_at":"2026-08-06T00:45:29.771847Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.528165Z","title":"Lane and Hongxiang Fan , editor =","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":33,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.528165Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:bf932b80ea0d8b2611b9d294425de78a0fd86dff271e417eacbee3156d3b8009","observation_id":"7a7e4c05-ea65-4f83-acc7-2251e8bebba4","resolution":{"observed_at":"2026-08-06T00:45:25.528165Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.637838Z","title":"International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017, Cancun, Mexico, December 4-6, 2017 , pages =","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":34,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.637838Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:89a3c15883796867d51a1f348d0e65442605a6b03db796a39519c3c9c0df5da3","observation_id":"839c40cf-a5c4-4ea5-a294-7307b877c015","resolution":{"observed_at":"2026-08-06T00:45:25.637838Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/hoti.2012.15","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Lockwood and Adwait Gupte and Nishit Mehta and Michaela Blott and Tom English and Kees A","venue":null,"work_id":"032a2a87-b9ef-46c7-a501-62da73dcf9e4","year":2012},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":35,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.703665Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:fe9195f5235cb01deaa122184313ff74d4fc904f8604d9a5d2ea75d4fdf0f84c","observation_id":"2b6a5ff2-1a69-42bc-97da-379ce5b432c7","resolution":{"observed_at":"2026-08-06T00:45:27.332360Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-06T23:08:11.330164+00:00","source":"crossref_status_cache"},{"observed_at":"2026-08-06T23:08:11.330164+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s11265-023-01850-2","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"Journal of Signal Processing Systems","work_id":"c7f2236d-9797-482c-8d32-19d89879352f","year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":36,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.799234Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:e7057f115a425796a634ec4efebb4b307fe7bdc9b20b74cfa73e00d9a71cbb3d","observation_id":"478f04dd-394d-4e9a-92de-44255dae6e7c","resolution":{"observed_at":"2026-08-06T00:45:27.165665Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-06T23:08:11.384808+00:00","source":"crossref_status_cache"},{"observed_at":"2026-08-06T23:08:11.384808+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"7075.34871","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:28.275482Z","title":"2021 , url =","venue":null,"work_id":"c87477d6-01d6-4f28-b3e9-d055bf2c4a2c","year":2021},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":37,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.887707Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:052e5d0bca7baff2e69beb9253ee9c0824fb836448bf3eb1a91ffaf04f517d90","observation_id":"ff1dbcfa-8928-4fa4-82b0-69644f7aa202","resolution":{"observed_at":"2026-08-06T00:45:28.358440Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.944231Z","title":"LightTrader:","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":38,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.944231Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:2aa1b8c2e1fd86360485ae5ee98c18b61cd7e8af7504c9812acd71a069d83cab","observation_id":"ab84b0f6-6c8d-4c70-a8fc-5c31e153aca8","resolution":{"observed_at":"2026-08-06T00:45:25.944231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1560.2024","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:27.963970Z","title":null,"venue":null,"work_id":"869efada-3a42-4ed2-b956-ff38709a4f35","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":39,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.034885Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:7df4a4a34cdc6032e03a565170c4257cfd0e9081c5a3c214396eb7d06ead89ef","observation_id":"5d77bcac-b8e8-4497-8a9c-1be43b03a63d","resolution":{"observed_at":"2026-08-06T00:45:28.054684Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.48550/arxiv.2512.00020","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"CoRR , volume =","venue":"ArXiv.org","work_id":"704dc122-6732-480f-86e3-ada13931d7b6","year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":40,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.129282Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:fd905e778dfe1d24139c5a3dec0a7738d132ecb32e6365708d0901c8d22a99cb","observation_id":"49e25286-5b8e-4e04-bb97-7f69bdb7e67e","resolution":{"observed_at":"2026-08-06T00:45:27.004746Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-06T23:08:11.469005+00:00","source":"crossref_status_cache"},{"observed_at":"2026-08-06T23:08:11.469005+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.222646Z","title":"2025 , url =","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":41,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.222646Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:8e38b6ff5cc6680e1cfe1bc93cfc04aa4353a4b6224ed7963cf48776df782400","observation_id":"072a0588-0d9f-456e-9d65-6cb196cb5eb8","resolution":{"observed_at":"2026-08-06T00:45:26.222646Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.578681Z","title":"CodeV: Empowering","venue":null,"work_id":"3852bb5e-2aa4-48c9-8f8f-92691b682dbe","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":42,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.343641Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:30ab8f081cd4cbb0518ffd7fd806644d30f6b8e54913bdc36b4945cbb7ca3978","observation_id":"22fd03b9-d41a-482c-a68b-24a4c1d91f12","resolution":{"observed_at":"2026-08-06T00:45:29.628392Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.425065Z","title":"NAECON 2024-IEEE National Aerospace and Electronics Conference , pages=","venue":null,"work_id":"2951012b-fb0e-4c2b-a6b3-a3abf970b80d","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":43,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.404869Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:070118fadf4d43aa74b35be56accf7adc34d916cde8c862d280690c3cd6d5980","observation_id":"ba26bf31-c2ae-4314-83cd-d27cebb5609b","resolution":{"observed_at":"2026-08-06T00:45:29.522769Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2016.78206","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:27.635647Z","title":null,"venue":null,"work_id":"79018c16-9e4c-4bd4-9b7e-f6fd81fbe722","year":2016},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":44,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.464494Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:1fc07378f57e19234bc35cc09931817e9507bfe23a70c226dcc07dc569ca5f5a","observation_id":"5be2c246-3776-4dba-ba73-129be5a5a96e","resolution":{"observed_at":"2026-08-06T00:45:27.711014Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.555684Z","title":"AlphaForge:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":45,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.555684Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:6c04762029df7b6dc51744b81995908122d07b601eec2461a1345056fbb9cd52","observation_id":"591cafcb-db02-43d9-8aa6-29757a85e1db","resolution":{"observed_at":"2026-08-06T00:45:26.555684Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.649656Z","title":"AlphaAgent: LLM-Driven Alpha Mining with Regularized Exploration to Counteract Alpha Decay , booktitle =","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":46,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.649656Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:94d01c5d74ffff4aa50703cac03a73c148fd27c591fb2769f1a132a870171bcf","observation_id":"ab62c88a-f932-4606-a82a-a48bc09e794f","resolution":{"observed_at":"2026-08-06T00:45:26.649656Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.231190Z","title":"The Fourteenth International Conference on Learning Representations , year =","venue":null,"work_id":"59941fc7-415e-401f-86e1-939c6a5c41ac","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":47,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.744275Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:e5000ac8238668faa4b9b2bb4a6dd77fb1119da422a29c16f337c31c91bca09e","observation_id":"14751076-6ac2-4eb9-8d3d-099af4eb9fe6","resolution":{"observed_at":"2026-08-06T00:45:29.323736Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","latest_version":1,"primary_category":"cs.CL","snapshot_observed_at":"2026-08-16T21:52:09.512119Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?"},"reference_resolution":{"displayed":47,"state_counts":{"malformed_identifier":0,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":21,"verified_exact":4,"verified_fuzzy":19},"total_outbound_references":47},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 20 August 2026, this Paper Citation Record lists 47 of 47 outbound references and 0 inbound Pith citation observations for arXiv:2608.00909."}