{"as_of":"2026-08-09T23:32:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:eabaec38831dcddb82d2d8c7cd87a53c36f3c2d801a3f90afe483e62cf1a4787","coverage":[{"denominator":76,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":76,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T10:13:23.040038Z","state":"measured"},{"denominator":76,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":76,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.05063/citation-record","integrity":"/paper/2608.05063/integrity","json":"/paper/2608.05063/citation-record.json","paper":"/paper/2608.05063"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:32.355388Z","title":"Pioneering chiplet technology and design for the AMD EPYC™ and Ryzen™ processor families: Industrial product,","venue":null,"work_id":"c1dcbc49-19ca-4db8-9adf-0c97e4a29789","year":2021},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.041398Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:28b38e4c68b150b97618fa2c49a6d4ee34d88ab45162667fac396cb26a30a97c","observation_id":"4d634498-161a-4edd-8cbe-d528687d0700","resolution":{"observed_at":"2026-08-06T10:13:32.452943Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:32.094470Z","title":"[Online]","venue":null,"work_id":"bd2867fb-1356-484c-a0e5-1c7f197d056d","year":2022},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.070906Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:971a75b4516ca1258ef694bb4125e7a7e73598ea3a5ad3717d4cec61c2edeeab","observation_id":"e4abcbf4-281a-4790-b3db-eae037c0af44","resolution":{"observed_at":"2026-08-06T10:13:32.219491Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:31.855854Z","title":"Sapphire rapids: The next-generation Intel Xeon scalable processor,","venue":null,"work_id":"536403cb-2737-4a8d-aa5c-965bc94f2785","year":2022},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.126346Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:aeb8e1e6bd5bc7c50df664dc95b4f4e5bf9c0c22ecad288a6d385710755bdb11","observation_id":"36c33d17-c6d7-4ece-85ad-90a6b05f976c","resolution":{"observed_at":"2026-08-06T10:13:31.959421Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:31.543240Z","title":"2.5D root of trust: Secure system-level integration of untrusted chiplets,","venue":null,"work_id":"95a0639f-aaa6-407d-b737-5b1f92d28a52","year":2020},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.204432Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:829016f27b405af67659e18704659a4a52f4335eb0675202eabba088058cce74","observation_id":"2f79e9d0-1678-4590-b7fa-a21ef3a632e3","resolution":{"observed_at":"2026-08-06T10:13:31.704837Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:31.213285Z","title":"Coherence attacks and countermeasures in interposer-based chiplet systems,","venue":null,"work_id":"723b3acb-7fb8-4be1-8d0c-15d26309c1b2","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.264403Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:44db1926b87bc4328ee2309219ce12c40d4168b5da7fe8bc5d21eae7f8790897","observation_id":"a810296a-0d24-4c7e-968f-00159c5ae657","resolution":{"observed_at":"2026-08-06T10:13:31.371081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:31.058519Z","title":"On hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and innovations,","venue":null,"work_id":"e145661c-a217-45be-830e-afcf8f3207c7","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.357029Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:51875058f1d070c05a17c92acd9a57898df0989acdac09446426b1df821a4930","observation_id":"7e9f9df6-ff79-4323-870c-525b1bb37b71","resolution":{"observed_at":"2026-08-06T10:13:31.125012Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:30.921734Z","title":"Cambricon-LLM: A chiplet-based hybrid architecture for on-device inference of 70B LLM,","venue":null,"work_id":"7480b5b6-5aac-4450-9299-1dbc465492ef","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.402382Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:85fb399a062385aba2bc1af770a6a249789c92cb8e3dfb10ae99bc25f9921b57","observation_id":"786d4075-d51f-4234-8f78-9a7ef5461c38","resolution":{"observed_at":"2026-08-06T10:13:30.986545Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2307.02666","last_updated":"2024-05-20T18:38:19Z","snapshot_observed_at":"2026-07-06T15:50:49.116859Z","submitted_at":"2023-07-05T21:42:24Z","title":"Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models","version":4},"cited_work":{"arxiv_id":"2307.02666","doi":null,"metadata_source":"pith","pith_arxiv_id":"2307.02666","snapshot_observed_at":"2026-08-06T10:13:24.164928Z","title":"Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models","venue":"cs.AR","work_id":"ff835aec-47b8-4734-ba19-422ce7f76a7e","year":2023},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.503814Z"},"links":{"cited_paper":"/paper/2307.02666","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:090ebf48a56a8fcb5a49b04261c4c2c983e91590688b7d6e1310d678baf136e1","observation_id":"b9b2ab81-4977-4928-8df0-47be3e9fb641","resolution":{"observed_at":"2026-08-06T10:13:24.223943Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:16.585770Z","title":"CHIME: Chiplet-based heterogeneous near-memory acceleration for edge multimodal LLM inference,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.585770Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:8250069d0984c9fab94e2487cc030b3a14a75cf2f98e5437ba22169a15f6c37e","observation_id":"08a6fc24-31d5-48fd-8809-ceca4df77300","resolution":{"observed_at":"2026-08-06T10:13:16.585770Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:30.762500Z","title":"LLMs and the future of chip design: Unveiling security risks and building trust,","venue":null,"work_id":"f00749ff-3f0b-4f6e-be89-59622f93429a","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.663453Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:2ec2a83f467c5010aeb661674b24fcc4b6d5db2dbbb23ab0aa695a21bb991030","observation_id":"f80af512-f00b-4374-a759-00f85ec6404d","resolution":{"observed_at":"2026-08-06T10:13:30.811237Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"cited_work":{"arxiv_id":"2605.10807","doi":null,"metadata_source":"pith","pith_arxiv_id":"2605.10807","snapshot_observed_at":"2026-08-06T10:13:23.947787Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","venue":"cs.CR","work_id":"6ee602b3-34f2-4cf3-adb4-93fc25502c6d","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.735595Z"},"links":{"cited_paper":"/paper/2605.10807","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:93a534af1bd361c89b045b244e1a402c44f5985627e27e346fe8d6694c969179","observation_id":"b6790aa9-5559-4100-b6ab-ab9273f2148f","resolution":{"observed_at":"2026-08-06T10:13:24.005507Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:30.612848Z","title":"Large language models (LLMs) for electronic design automation (EDA): Special session paper,","venue":null,"work_id":"a755a3bf-af61-4e98-a930-d8dd5d9d743a","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.833185Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:69de74faefa47c55591a10ae829a0d9a7b59a9b0ec34aea5a0d004f598361ca7","observation_id":"054426a6-4336-4f4e-aec7-295914ef2602","resolution":{"observed_at":"2026-08-06T10:13:30.683612Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:30.376537Z","title":"VeriGen: A large language model for Verilog code generation,","venue":null,"work_id":"37e669c2-ae40-4b75-bbe4-666f4bd75819","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.903022Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:20aa171f2045591015f486425ca1198792a9b02589651fa9b80545104f78404a","observation_id":"9fde4eef-98f2-4774-8d0e-5e3d6e623745","resolution":{"observed_at":"2026-08-06T10:13:30.481644Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:30.243497Z","title":"Automatically improving LLM-based Verilog generation using EDA tool feedback,","venue":null,"work_id":"67389dc0-cb89-4925-b693-0f9b6dfa5ab6","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.960808Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:88d9f1a66c82e255f7db5d24f4dddb8d872e51d6c4da71104082498d21df7619","observation_id":"20b9cd47-21b8-463a-a352-2edfe95a0560","resolution":{"observed_at":"2026-08-06T10:13:30.308733Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:30.065429Z","title":"VeriLeaky: Navigating IP protection vs utility in fine-tuning for LLM-driven Verilog coding,","venue":null,"work_id":"b932bdce-7163-411c-8f7f-9dec575d3c55","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:16.992853Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:ff2b92bb5ebdaa30bbd27d47187751bf3250af7fa59c889516d3823dce93dd28","observation_id":"ea41fb18-92f0-40d5-8927-5fe9d757f53d","resolution":{"observed_at":"2026-08-06T10:13:30.143815Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.935603Z","title":"RTL-Breaker: Assessing the security of LLMs against backdoor attacks on HDL code generation,","venue":null,"work_id":"02dbb762-250c-4cd2-98b5-b9573be2767c","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.081690Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:b4164d4335d7c945cca3eb88a35aaf1dca7e91bf8bf75a665b5bb765da6313ea","observation_id":"c4a9b193-1270-4ab9-be15-591265617355","resolution":{"observed_at":"2026-08-06T10:13:29.987146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.766453Z","title":"VeriContaminated: Assessing LLM-driven Verilog coding for data contamination,","venue":null,"work_id":"d88b978b-5187-4a9b-a321-1a404a8c21cd","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.149531Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:f6431b3393168b276d0087d9310eeacbe6bd7ceaca07824f02bfa582e6be4235","observation_id":"bc8cca33-9443-4c69-ad5e-fb8c58697ad5","resolution":{"observed_at":"2026-08-06T10:13:29.824125Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.608187Z","title":"(Security) assertions by large language models,","venue":null,"work_id":"2add230d-5ece-409a-acd8-8b02ab16eb09","year":2024},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.227068Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:2e35623fab541c5b80d846ef13f62ee6630e01ad99e880988b0308595ee597d6","observation_id":"d6452aaa-3181-4bc0-b65d-dec8010692fe","resolution":{"observed_at":"2026-08-06T10:13:29.698704Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.459193Z","title":null,"venue":null,"work_id":"89961ea8-fff6-4362-9ee5-fb9a137ecd27","year":2020},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.304066Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:9ca8a462ca27df8fafade12dbbb5a647b25c33f53594b247242b1b1103f1e028","observation_id":"d743f4ab-e7f0-4933-9969-29796e18bd98","resolution":{"observed_at":"2026-08-06T10:13:29.541347Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.354425Z","title":"Pioneering chiplet technology and design for the AMD EPYC and Ryzen processor families: Industrial product,","venue":null,"work_id":"b59c8089-27a2-49de-8642-4a337521e868","year":2021},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.410646Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:c6916d62a2abe769c361d8bfd5934c9928a16fa059a991b9fd14e050f794fd51","observation_id":"f71d4e40-f0c0-43d4-86c3-dc8590f9dc78","resolution":{"observed_at":"2026-08-06T10:13:29.374484Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.147074Z","title":"3D integration: Another dimension toward hardware security,","venue":null,"work_id":"c7931079-5f52-40f1-a227-6cc1f152c20d","year":2019},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.487276Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:676be2e88927a7d46bc534cf81bd2124cb7bae19e75b1265bef251fa31d7bf53","observation_id":"05ce852c-8297-4bc0-ad7e-f0a7287bf98f","resolution":{"observed_at":"2026-08-06T10:13:29.256098Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:29.022634Z","title":"NoC architectures for silicon interposer systems: Why pay for more wires when you can get them (from your interposer) for free?","venue":null,"work_id":"f6ef262e-f3c6-4f2a-bf5b-21fa8dba1a5d","year":2014},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.580520Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:48eac72c6a5c16592c7536495994c91822e87563c75766d6fbd704b92b209800","observation_id":"0e5a113f-da4b-465a-aa52-49677289c69c","resolution":{"observed_at":"2026-08-06T10:13:29.056676Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.884001Z","title":"Modular routing design for chiplet-based systems,","venue":null,"work_id":"1e0d03e3-53bb-46ff-a305-0a4f3484f2ad","year":2018},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.657075Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:3fefef019257cb19cfba7039da7f39b8e691221708caaaa5aba41a41a0c02d09","observation_id":"624d05b7-fc8e-4a10-81b9-d96276680fc1","resolution":{"observed_at":"2026-08-06T10:13:28.959580Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03289","last_updated":"2024-02-05T18:47:04Z","snapshot_observed_at":"2026-08-01T16:01:15.105248Z","submitted_at":"2024-02-05T18:47:04Z","title":"Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03289","snapshot_observed_at":"2026-08-06T10:13:17.736131Z","title":"Make every move count: LLM-based high-quality RTL code generation using MCTS,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.736131Z"},"links":{"cited_paper":"/paper/2402.03289","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:9e06adfc0f7141531aa18c7d9bb1b57e2deb3d0b5ea43b73e5e696b1e220077b","observation_id":"41c6e913-4222-4abc-a9c7-06c2a20c5e47","resolution":{"observed_at":"2026-08-06T10:13:17.736131Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:17.821573Z","title":"VeriThoughts: Enabling automated Verilog code generation using reasoning and formal verification,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.821573Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:b74459626b38f62fb51e2dd5ecba51dd988e8fb4e34d538f84adacae3d9f779e","observation_id":"131e0f3f-42b4-4827-9e2e-60af759f201d","resolution":{"observed_at":"2026-08-06T10:13:17.821573Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-06T21:41:03.647590Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-08-06T10:13:17.918881Z","title":"From natural language to silicon: The representation bottleneck in LLM hardware design,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:17.918881Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:c273b13bde47b9353c3c8a846a5eb4403e461a9cac072fed6ba129ef1fbf4404","observation_id":"71b7d99d-004a-4262-9df9-42e197c64547","resolution":{"observed_at":"2026-08-06T10:13:17.918881Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.757428Z","title":"C2HLSC: Leveraging large language models to bridge the software-to-hardware design gap,","venue":null,"work_id":"261e3ae8-a263-404b-ba61-b3e2381b6c14","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.040496Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:6bb41dbadef934a56b690eb8cae323a9d4bf43bc3740116120e4ebb1eae6e2f9","observation_id":"4c5da9ec-064d-4d1e-bd74-135f2d44a36d","resolution":{"observed_at":"2026-08-06T10:13:28.825331Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.578968Z","title":"LLM-driven code generation for neural networks on FPGAs: Bridging Python and HLS,","venue":null,"work_id":"5546350b-00d2-44d3-809f-05749c8032f2","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.129230Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:e7551d353759b927697a5a5e736970e080b64e38135db1eb29cafcc6af1692e6","observation_id":"5450b29b-9a2e-40a1-9035-4666e03b7a1f","resolution":{"observed_at":"2026-08-06T10:13:28.626046Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.13479","last_updated":"2025-05-11T00:17:26Z","snapshot_observed_at":"2026-08-07T15:48:10.132598Z","submitted_at":"2025-05-11T00:17:26Z","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.13479","snapshot_observed_at":"2026-08-06T10:13:18.224348Z","title":"RTL++: Graph-enhanced LLM for RTL code generation,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.224348Z"},"links":{"cited_paper":"/paper/2505.13479","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:eea4f53f8cd6e1ea544d3518356717fc09f8443fafc96d83c92e373f1282dbb0","observation_id":"c255d8b9-0d72-447b-8e95-137867ab2117","resolution":{"observed_at":"2026-08-06T10:13:18.224348Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-08-06T10:13:18.327854Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.327854Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:28b1727581a0ab4bda12755d0d20b636a29548a9cd4459b63aedb09b4196bc58","observation_id":"8e692ef7-9cb4-445f-863e-eae7c319f237","resolution":{"observed_at":"2026-08-06T10:13:18.327854Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2605.06434","last_updated":"2026-05-07T15:35:53Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-05-07T15:35:53Z","title":"Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2605.06434","snapshot_observed_at":"2026-08-06T10:13:18.402301Z","title":"Knowledge graphs, the missing link in agentic AI- based formal verification,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.402301Z"},"links":{"cited_paper":"/paper/2605.06434","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:86a5b94bb7a772830b36cf0fbbc9c68ebdd0680fd75263e51cebf8f89e27e683","observation_id":"28dc7789-2f18-4267-8e9d-86bbf56aa139","resolution":{"observed_at":"2026-08-06T10:13:18.402301Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.457705Z","title":"Hybrid-NL2SV A: Integrating RAG and finetuning for LLM-based NL2SV A,","venue":null,"work_id":"2eb4220e-004e-4155-8309-2167dcd60898","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.499516Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:f3a27d47805bbcd19b83dcd3121fd7631564456b6e1fbdb31a163b30f9ddb604","observation_id":"f56ec65f-5b5a-4593-8622-190a76c3905c","resolution":{"observed_at":"2026-08-06T10:13:28.516976Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-06T10:13:18.606997Z","title":"LLM-aided testbench generation and bug detection for finite- state machines,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.606997Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:3e82fca3fdd1e1333e0cf45b42e124414a8c0a4767344c7c85aadbbacd120481","observation_id":"4c21de54-efd4-44e0-815b-302a87e7ace9","resolution":{"observed_at":"2026-08-06T10:13:18.606997Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:18.692047Z","title":"VeriDispatcher: Multi-model dispatching through pre-inference difficulty prediction for RTL generation optimization,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.692047Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:fab5353614ecbca21b0c0aa19f9cd75f3a2856ccf6ca13d0b59d70ff46a9b6c1","observation_id":"ff414ed6-b988-4f9a-9212-2de49ca84737","resolution":{"observed_at":"2026-08-06T10:13:18.692047Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2603.11287","last_updated":"2026-05-10T03:42:23Z","snapshot_observed_at":"2026-07-06T22:48:44.253503Z","submitted_at":"2026-03-11T20:26:58Z","title":"Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2603.11287","snapshot_observed_at":"2026-08-06T10:13:18.864533Z","title":"Synthesis-in-the-loop evaluation of LLMs for RTL generation: Quality, reliability, and failure modes,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.864533Z"},"links":{"cited_paper":"/paper/2603.11287","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:75c7cd5e88126bc5a853be13a631bbbc476ef21684239694e669261c8e0d350f","observation_id":"e0fbc683-6024-4ec1-be9f-851537562a2d","resolution":{"observed_at":"2026-08-06T10:13:18.864533Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17102","last_updated":"2026-04-18T18:28:39Z","snapshot_observed_at":"2026-07-06T23:04:14.688737Z","submitted_at":"2026-04-18T18:28:39Z","title":"Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.17102","snapshot_observed_at":"2026-08-06T10:13:18.970784Z","title":"Configuration over selection: Hyperparameter sensitivity exceeds model differences in open-source LLMs for RTL generation,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.970784Z"},"links":{"cited_paper":"/paper/2604.17102","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:73025b854473a84a86ce8118af5694779d7a2fd7a32585d5e53853209213261c","observation_id":"9cd7485e-a228-4d98-a93c-a32d44d48d36","resolution":{"observed_at":"2026-08-06T10:13:18.970784Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.325593Z","title":"A survey of network-on-chip security attacks and countermea- sures,","venue":null,"work_id":"db12edbb-49ab-4196-a111-4a263d262597","year":2021},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.069475Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:e678015d960da0ab214edccef5a67d72318e6ba3d950ddf0ef437db492e821c8","observation_id":"b86133c5-290e-4f1d-835f-20eb2d894686","resolution":{"observed_at":"2026-08-06T10:13:28.394319Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.177471Z","title":"Cache hierarchy and memory subsystem of the AMD Opteron processor,","venue":null,"work_id":"4e49803a-d7c0-46bf-92bf-be9ee12c9c93","year":2010},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.191588Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:19a1152bac71f888209825c29be08ad869fbb0464537446fd870b45e590bd363","observation_id":"e8da0dda-ae5b-4e22-8496-72e332ceddda","resolution":{"observed_at":"2026-08-06T10:13:28.219998Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:28.056786Z","title":"Hardware Trojan threats to cache coherence in modern 2.5D chiplet systems,","venue":null,"work_id":"6bc0b7db-9fa7-46ee-b216-278ea4c0c36d","year":2022},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.313301Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:edd438edcf5704a252066f1cf55af38413325f649403589378fe3cdf3807b812","observation_id":"572c2f29-cea5-4623-b71c-db6094945f64","resolution":{"observed_at":"2026-08-06T10:13:28.105654Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.956954Z","title":"Cache me, catch you: Cache related security threats in LLM serving frameworks,","venue":null,"work_id":"c991c5ff-0d28-4595-8344-88417ffdf9b4","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.422190Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:51ab0fb47427e122275f6e092546e91126e81fbbd24ab543a6594c27621510a7","observation_id":"397f0e9c-f7fc-4b4a-ab93-aa38acfe3a10","resolution":{"observed_at":"2026-08-06T10:13:28.002665Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.822370Z","title":"I know what you said: Unveiling hardware cache side-channels in local large language model inference,","venue":null,"work_id":"b198d956-0288-4aa3-b8a7-8fc2962e3a79","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.577125Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:81f49eeef29c153f132cd04b8b038d9d3f0e099c0bb1ded2511df58024dbde20","observation_id":"b03ad7f7-1e83-4f77-9bd6-bccbb3692d3b","resolution":{"observed_at":"2026-08-06T10:13:27.879714Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.662801Z","title":"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing,","venue":null,"work_id":"b280dc19-2f1d-4050-afe2-217724aacd6f","year":2005},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.750419Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:0a2245cd41fbbe4135d4840e499c8efe26ad426c1baca37f9ed2d2fd4d2881df","observation_id":"4fb4439f-95df-450e-8e6c-9aea6e7d7be2","resolution":{"observed_at":"2026-08-06T10:13:27.731491Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1801.01207","last_updated":"2018-01-03T23:36:24Z","snapshot_observed_at":"2026-07-06T06:17:06.222443Z","submitted_at":"2018-01-03T23:36:24Z","title":"Meltdown","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1801.01207","snapshot_observed_at":"2026-08-06T10:13:19.866165Z","title":"Meltdown,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:19.866165Z"},"links":{"cited_paper":"/paper/1801.01207","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:51265f9eba486205d38d4feb0b817e3ef3f4fb16006c95d9d5492f56591e88a0","observation_id":"d14ff061-f4c2-49fe-b0af-cadf9d99640a","resolution":{"observed_at":"2026-08-06T10:13:19.866165Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.546440Z","title":"BADFET: Defeating modern secure boot using second-order pulsed electromagnetic fault injection,","venue":null,"work_id":"70178f19-12ef-4db1-98e6-ccd09b57c4f3","year":2017},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.035310Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:6ec25afd7b737586e86eff475e3ce636b2b8a6091da2abfb4a592daf9173d707","observation_id":"e491a1f5-15af-47e4-a52f-dd529ca03f56","resolution":{"observed_at":"2026-08-06T10:13:27.612968Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.399176Z","title":"Drammer: Deterministic Rowhammer attacks on mobile platforms,","venue":null,"work_id":"eb63f73c-42dd-4a0b-8ade-bb80a1d5b28f","year":2016},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.152786Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:6f83b5aeea68e0e5f51920ccdbd9eda1d2212216808f4b1ed3148518eb122629","observation_id":"73c56f4d-3d5c-44b6-839b-1a7ddf81128a","resolution":{"observed_at":"2026-08-06T10:13:27.474753Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.261305Z","title":"Probing attacks on integrated circuits: Challenges and research opportunities,","venue":null,"work_id":"671431fa-f8cd-4914-8616-e227757deb4e","year":2017},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.245373Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:e9300b2353ea0939a89b36a042b019d5ae8778bb08ecc6b93b02eb3483da42f1","observation_id":"bee647bf-871d-49c8-a5c4-e5bdbfe1a2a6","resolution":{"observed_at":"2026-08-06T10:13:27.343240Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:20.297286Z","title":"Can transformer memory be corrupted? investigating cache- side vulnerabilities in large language models,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.297286Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:8f8d91c802f4f5bf35efb35f51bb106b04da3cbc95e5fed42ba74d3bd0a98607","observation_id":"4c5ff5be-7353-4893-b020-44ebf0e884b5","resolution":{"observed_at":"2026-08-06T10:13:20.297286Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.143786Z","title":"GhostWriter: Exploiting GPU-cache contention to steal and steer multi-tenant large-language-model inference,","venue":null,"work_id":"2f1352da-64ee-4639-b4a2-0c3ca85abbfb","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.393985Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:1e9bbc9b7397a58f71445564f3bbe43b8b9e6e496017f24b640ced829016eb72","observation_id":"b01987eb-19a9-4b14-bfce-aee50b4ec5f1","resolution":{"observed_at":"2026-08-06T10:13:27.182596Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:27.022773Z","title":"Liu et al.,Securing system-on-chips: Hardware protection in the age of chiplets, PUFsecurity, 2023","venue":null,"work_id":"0f9407dc-1656-4bcf-8296-23bd99ad9afe","year":2023},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.466743Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:866cbbd14389753d59dfbe13a3f2ca806cdf359438e6c70483f8500fcb40c2a2","observation_id":"1d74bd1d-1678-402f-b574-067915e0b2ed","resolution":{"observed_at":"2026-08-06T10:13:27.078598Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:26.860225Z","title":"Concerted wire lifting: Enabling secure and cost-effective split manufacturing,","venue":null,"work_id":"7c0ec51c-625b-4431-8751-ea9cce8b806c","year":2022},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.557422Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:a7c726bda5c63de2d7a0b5f5a2507757397b7c984e3ee420f695e8b0a5c96e95","observation_id":"94a44021-a288-438d-af35-0d435d010b08","resolution":{"observed_at":"2026-08-06T10:13:26.940814Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:26.683994Z","title":"A modern approach to IP protection and Trojan prevention: Split manufacturing for 3D ICs and obfuscation of vertical interconnects,","venue":null,"work_id":"af86f8ac-da99-4828-bea4-a2a6f2f43ddf","year":2019},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.720719Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:b38143a1216ffc558db1070b2c1f816aa4676666f9d727e168fba0082f96688d","observation_id":"37b3a9f7-d21a-430a-8331-aa4abe8a2cbb","resolution":{"observed_at":"2026-08-06T10:13:26.778316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:26.523446Z","title":"Security-aware 2.5D integrated circuit design flow against hardware IP piracy,","venue":null,"work_id":"979253e4-51c0-4f9a-ae67-2ed55f0895ad","year":2017},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.820553Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:49c823bd4a574476843ab6bd9d78de812719e51ae326db9ff4448b7190fd9e1c","observation_id":"6b008847-d6ab-4554-96f8-44997b298cbe","resolution":{"observed_at":"2026-08-06T10:13:26.612315Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:26.327646Z","title":"Design flow for active interposer-based 2.5D ICs and study of RISC-V architecture with secure NoC,","venue":null,"work_id":"0c35a2fc-45ad-481f-9f83-59cca3c976f4","year":2020},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:20.931096Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:c83fdec349fed96cf6b783bfb2c610497f562ee09fa97e13fb11c807785bb5b1","observation_id":"c59300a8-cae2-4d14-b40a-9f105693c8cf","resolution":{"observed_at":"2026-08-06T10:13:26.440337Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:26.176768Z","title":"Physical attack protection techniques for IC chip level hardware security,","venue":null,"work_id":"3c1699a2-7fac-4991-b054-506a80cfb4f2","year":2022},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.042476Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:1c9e927f81b3d6bb852f606db05fcfd548cf071083782233f9467e93e9d93710","observation_id":"fddf765f-799a-44db-9491-2ced51a6afc7","resolution":{"observed_at":"2026-08-06T10:13:26.236428Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.27238","last_updated":"2026-04-29T22:26:00Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-29T22:26:00Z","title":"SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.27238","snapshot_observed_at":"2026-08-06T10:13:21.159302Z","title":"SafeTune: Mitigating data poisoning in LLM fine-tuning for RTL code generation,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.159302Z"},"links":{"cited_paper":"/paper/2604.27238","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:0a3986f97962f7a09a1e80257b21cc96917292107ce64e941f1281f71f9fea8e","observation_id":"f37b96b6-4a83-43f4-8240-98678508c576","resolution":{"observed_at":"2026-08-06T10:13:21.159302Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:21.265040Z","title":"Semantic consensus decoding: Backdoor defense for Verilog code generation,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.265040Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:28662bf5d913657a9f8e7ef37de9e27403fa672dec16639fcbbb4dc772aa053f","observation_id":"be6d7725-de18-4db3-8967-38e201974582","resolution":{"observed_at":"2026-08-06T10:13:21.265040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:26.026478Z","title":"Benchmarking large language models under data contamination: A survey from static to dynamic evaluation,","venue":null,"work_id":"165415d0-12e0-45bb-aecb-8c3503d4e03f","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.402289Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:fbc79b2a6034a0679c6d4bcac8254864b4a1ec9c8468133fd63187d7da90eaad","observation_id":"f40016cb-1284-422b-992c-764b85394b22","resolution":{"observed_at":"2026-08-06T10:13:26.101804Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.852272Z","title":"SALAD: Systematic assessment of machine unlearning on LLM- aided hardware design,","venue":null,"work_id":"95c210e3-0cea-4028-9f0c-f7fd04c006a6","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.500017Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:5a49d35a516658e5b49aac47556515210b995e085292fd750a1fe42328564457","observation_id":"3dfbaee4-9144-42f8-8e30-935378321a95","resolution":{"observed_at":"2026-08-06T10:13:25.917756Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.712216Z","title":"Prompt injection attacks in large language models and AI agent systems: A comprehensive review of vulnerabilities, attack vectors, and defense mechanisms,","venue":null,"work_id":"e0edfd92-49c6-461e-885c-996dec80a9e6","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.599057Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:70d13d257cf9161ed221622e3f594e46b45dce544da7727e9124aab446134338","observation_id":"cd228115-3081-49b9-8cb1-a2ac1c14aa5a","resolution":{"observed_at":"2026-08-06T10:13:25.786906Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17093","last_updated":"2026-04-18T18:09:37Z","snapshot_observed_at":"2026-08-02T20:04:29.864586Z","submitted_at":"2026-04-18T18:09:37Z","title":"HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.17093","snapshot_observed_at":"2026-08-06T10:13:21.678239Z","title":"HarmChip: Evaluating hardware security centric LLM safety via jailbreak benchmarking,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.678239Z"},"links":{"cited_paper":"/paper/2604.17093","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:e375caddd3b1be6affe940f9ac13dad84fdb7ea4dc60fa6c3f4ec2f39a49aba0","observation_id":"511e8cd4-d376-47d9-9d82-361be59f1e02","resolution":{"observed_at":"2026-08-06T10:13:21.678239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.559306Z","title":"CircuitGuard: Mitigating LLM memorization in RTL code generation against IP leakage,","venue":null,"work_id":"3073c8cb-1454-41af-b3d1-947911078381","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.753057Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:c439a45cc993b5c0e33b3e2940402470d8f64d0c9fb60f90daa8c8f089c272ad","observation_id":"890564ea-19d8-4293-99ad-d42dd1496b44","resolution":{"observed_at":"2026-08-06T10:13:25.624260Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.417120Z","title":"GLLaMoR: Graph-based logic locking by large language models for enhanced robustness,","venue":null,"work_id":"b49009b0-282e-48b5-9825-ca8f4559cffd","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.849283Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:70223196b10ebd3fdb7d3b67f978339088477f22f724f8c1e8529752c7ac8450","observation_id":"e4c16fed-333a-4763-8155-f92ebebd19ba","resolution":{"observed_at":"2026-08-06T10:13:25.488121Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.255712Z","title":"LockForge: Automating paper-to-code for logic locking with multi-agent reasoning LLMs,","venue":null,"work_id":"1e712345-c4f2-4369-933e-b5d4d8e66dd6","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:21.926504Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:bd3826d5db07aab1dd4b0620ac367642096a7afd393ff6f4f020d0c931a687ff","observation_id":"ed559d4a-0057-490f-b2bc-0b08680c5f15","resolution":{"observed_at":"2026-08-06T10:13:25.340538Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2604.13298","last_updated":"2026-04-14T21:04:48Z","snapshot_observed_at":"2026-08-06T02:47:00.087170Z","submitted_at":"2026-04-14T21:04:48Z","title":"Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.13298","snapshot_observed_at":"2026-08-06T10:13:22.030650Z","title":"Can agents secure hardware? evaluating agentic LLM-driven obfuscation for IP protection,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.030650Z"},"links":{"cited_paper":"/paper/2604.13298","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:bae5112777d9f62f842f050e565f6463cee8b59e7f60d702f1e4e04923c16e7e","observation_id":"2cfc3532-9737-40c4-badd-1d11d29bfeb8","resolution":{"observed_at":"2026-08-06T10:13:22.030650Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.152241Z","title":"ARIANNA: An automatic design flow for fabric customization and eFPGA redaction,","venue":null,"work_id":"f19ae5f2-3f67-4a03-98a7-4299947f8767","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.116066Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:71556e9dd3a8910b6db2eaeaf2267b5f3591bb2b89363dde34c7607a116110b2","observation_id":"b6ca95a5-3924-4bdf-a166-74c30bbd68b9","resolution":{"observed_at":"2026-08-06T10:13:25.204272Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:25.027466Z","title":"Netlist whisperer: Extensive analysis of circuit leakage using LLMs,","venue":null,"work_id":"5ed0889c-26f7-4cd4-bd7d-244292bb4955","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.197812Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:41a0b7918bccbf2b705b916e674454a471e1cf0add32dda3a7524406386625d3","observation_id":"303b1c26-c606-42a2-a35b-bcf0a2435219","resolution":{"observed_at":"2026-08-06T10:13:25.070225Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:24.892461Z","title":"LLM4PQC - accurate and efficient synthesis of PQC cores by feedback-driven LLMs,","venue":null,"work_id":"7759ccfc-a826-4425-b1a9-c4f329cc26f4","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.264260Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:e4733e978d565693aafe45c54ecc8749591c71eb623bdd4b503f173c7e53d9f1","observation_id":"d727b3cd-dc0b-4541-8ae8-5db991db0d3e","resolution":{"observed_at":"2026-08-06T10:13:24.953479Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:24.754378Z","title":"LLM4SecurePQC: LLM-driven and side-channel resilient hardware synthesis of PQC cores,","venue":null,"work_id":"816b340e-dd27-44e9-8451-1c3414867e9b","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.342579Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:b56cef2fedd38caa50dba1e41d22ea4e33b1f8606a00a976a9647979d00a3a43","observation_id":"823dea83-b0fe-4fd5-82d6-f5ab4f65d0e1","resolution":{"observed_at":"2026-08-06T10:13:24.819028Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:24.607432Z","title":"Graph neural networks for integrated circuit design, reliability, and security: Survey and tool,","venue":null,"work_id":"bc54f449-daa6-4603-b21c-f7ce8251b46d","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.427532Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:27478b03eda031fdb097a304a432bafc7b413b62a62b122489f05cca861b546c","observation_id":"f49f9f5c-f7d9-468d-8ffb-45d0f4a6eadf","resolution":{"observed_at":"2026-08-06T10:13:24.668783Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:22.492453Z","title":"TrojanLoC: Fine-grained hardware Trojan detection from Verilog code,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.492453Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:8de16281bb2961c85e49edd4a963e5e8b0109dea56d6bf79fb26a0689e82e634","observation_id":"a3a390e9-c3b7-413a-8895-5bb0950ed4a8","resolution":{"observed_at":"2026-08-06T10:13:22.492453Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:24.402401Z","title":"NetDeTox: Adversarial and efficient evasion of hardware-security GNNs via RL-LLM orchestration,","venue":null,"work_id":"53cd769a-f99a-44ed-8a8e-ebfb58e4b179","year":2026},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.587719Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:66d0da7dfb4ed83e0724fddb35800b0a9a46a4ceaccc9361140e51ab3d473106","observation_id":"a3f4bbf6-95a0-45cf-8c28-cd8f71529c6c","resolution":{"observed_at":"2026-08-06T10:13:24.495279Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2601.17178","last_updated":"2026-06-22T11:58:15Z","snapshot_observed_at":"2026-08-08T06:04:38.302492Z","submitted_at":"2026-01-23T21:11:44Z","title":"TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2601.17178","snapshot_observed_at":"2026-08-06T10:13:22.669056Z","title":"TrojanGYM: A detector-in-the-loop LLM for adaptive RTL hardware Trojan insertion,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.669056Z"},"links":{"cited_paper":"/paper/2601.17178","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:190d4ee1bf5192d66d765f43ecbb1f293e96f534aa4a6aea1a50867fb7a43074","observation_id":"596b3393-bc63-4202-910b-a7718bb178f9","resolution":{"observed_at":"2026-08-06T10:13:22.669056Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2604.15375","last_updated":"2026-04-15T19:25:57Z","snapshot_observed_at":"2026-07-30T15:32:05.926749Z","submitted_at":"2026-04-15T19:25:57Z","title":"VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.15375","snapshot_observed_at":"2026-08-06T10:13:22.805325Z","title":"VeriCWEty: Embedding enabled line-level CWE detection in Verilog,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.805325Z"},"links":{"cited_paper":"/paper/2604.15375","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:8b3bf9acc3bcf1eb5526d326010b6b7e24dcfb4ecc995c7ed5531359357e3689","observation_id":"b4d1be42-47ae-485a-b5ea-936c59467dad","resolution":{"observed_at":"2026-08-06T10:13:22.805325Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-09T22:53:51.901719Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-08-06T10:13:22.905355Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.905355Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:2ae16300d4541a44df97855ba0333040b9fd00e92d6ddaa0f893d46f4f270424","observation_id":"80c254fc-6eda-4d6b-8c88-9eb7a5df8ae5","resolution":{"observed_at":"2026-08-06T10:13:22.905355Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:22.981251Z","title":"MARVEL: Multi-agent RTL vulnerability extraction using large language models,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.981251Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:95975d4c614092d822e3d66117cf12bbebc525896b0af6c20d2d7ab5ee3b5d42","observation_id":"a45f71e7-7366-43f9-957b-0d8b27b3b4f5","resolution":{"observed_at":"2026-08-06T10:13:22.981251Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T10:13:24.291148Z","title":"FLAG: Finding line anomalies (in RTL code) with generative AI,","venue":null,"work_id":"875d0366-8454-4038-89a8-fadf9a36ca50","year":2025},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:23.040038Z"},"links":{"citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:df39280082c6e2e70439ef1b18240c9b9e946ac14363b64e1d1e86b475dfe8c0","observation_id":"b73d2b68-1814-48f1-aafb-23ce83a8c049","resolution":{"observed_at":"2026-08-06T10:13:24.347268Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs"},"reference_resolution":{"displayed":76,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":23,"verified_exact":2,"verified_fuzzy":51},"total_outbound_references":76},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 76 of 76 outbound references and 0 inbound Pith citation observations for arXiv:2608.05063."}