{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:SPLD7H25KXNWYMLJ5YKDUUVZ6Y","short_pith_number":"pith:SPLD7H25","schema_version":"1.0","canonical_sha256":"93d63f9f5d55db6c3169ee143a52b9f602dd5aacaa6a3ce06477da281d5eba79","source":{"kind":"arxiv","id":"2309.12917","version":1},"attestation_state":"computed","paper":{"title":"Platform-Aware FPGA System Architecture Generation based on MLIR","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Christian Pilato, Stephanie Soldavini","submitted_at":"2023-09-22T15:13:47Z","abstract_excerpt":"FPGA acceleration is becoming increasingly important to meet the performance demands of modern computing, particularly in big data or machine learning applications. As such, significant effort is being put into the optimization of the hardware accelerators. However, integrating accelerators into modern FPGA platforms, with key features such as high bandwidth memory (HBM), requires manual effort from a platform expert for every new application. We propose the Olympus multi-level intermediate representation (MLIR) dialect and Olympus-opt, a series of analysis and transformation passes on this di"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2309.12917","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2023-09-22T15:13:47Z","cross_cats_sorted":[],"title_canon_sha256":"af320e97e6c4f9c4bed2ff7b8cb9342fe25e5d98c42e001662ae537b1877f8fe","abstract_canon_sha256":"d1fa845035a8f84f4dd6df3043af141dc0dcb44124e8b18ea284376d9a8bf20d"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T06:53:19.522838Z","signature_b64":"RFxUBn7uchETKExEViwzOEDtPtJlGRVZ0rnHU+C9SXCJvF5mVFMKZyGY0T4nFp1WkdEtkqMMUOw7Ey7J17vmCA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"93d63f9f5d55db6c3169ee143a52b9f602dd5aacaa6a3ce06477da281d5eba79","last_reissued_at":"2026-07-05T06:53:19.522356Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T06:53:19.522356Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Platform-Aware FPGA System Architecture Generation based on MLIR","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Christian Pilato, Stephanie Soldavini","submitted_at":"2023-09-22T15:13:47Z","abstract_excerpt":"FPGA acceleration is becoming increasingly important to meet the performance demands of modern computing, particularly in big data or machine learning applications. As such, significant effort is being put into the optimization of the hardware accelerators. However, integrating accelerators into modern FPGA platforms, with key features such as high bandwidth memory (HBM), requires manual effort from a platform expert for every new application. We propose the Olympus multi-level intermediate representation (MLIR) dialect and Olympus-opt, a series of analysis and transformation passes on this di"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2309.12917","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2309.12917/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2309.12917","created_at":"2026-07-05T06:53:19.522414+00:00"},{"alias_kind":"arxiv_version","alias_value":"2309.12917v1","created_at":"2026-07-05T06:53:19.522414+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2309.12917","created_at":"2026-07-05T06:53:19.522414+00:00"},{"alias_kind":"pith_short_12","alias_value":"SPLD7H25KXNW","created_at":"2026-07-05T06:53:19.522414+00:00"},{"alias_kind":"pith_short_16","alias_value":"SPLD7H25KXNWYMLJ","created_at":"2026-07-05T06:53:19.522414+00:00"},{"alias_kind":"pith_short_8","alias_value":"SPLD7H25","created_at":"2026-07-05T06:53:19.522414+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2604.19906","citing_title":"Demonstrating a Future for MLIR-native DSL Compilers on a NumPy-like Example","ref_index":24,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y","json":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y.json","graph_json":"https://pith.science/api/pith-number/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/graph.json","events_json":"https://pith.science/api/pith-number/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/events.json","paper":"https://pith.science/paper/SPLD7H25"},"agent_actions":{"view_html":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y","download_json":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y.json","view_paper":"https://pith.science/paper/SPLD7H25","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2309.12917&json=true","fetch_graph":"https://pith.science/api/pith-number/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/graph.json","fetch_events":"https://pith.science/api/pith-number/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/action/timestamp_anchor","attest_storage":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/action/storage_attestation","attest_author":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/action/author_attestation","sign_citation":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/action/citation_signature","submit_replication":"https://pith.science/pith/SPLD7H25KXNWYMLJ5YKDUUVZ6Y/action/replication_record"}},"created_at":"2026-07-05T06:53:19.522414+00:00","updated_at":"2026-07-05T06:53:19.522414+00:00"}