Pith. sign in

REVIEW 3 major objections 6 minor 71 references

AC/DC: Automated Compilation for Dynamic Circuits

T0 review · 3 major / 6 minor · reviewed 2026-08-11 · deepseek-v4-flash

Pith's one-line read The paper presents an automated framework that synthesizes dynamic quantum circuits—circuits with mid-circuit measurements and feed-forward operations—to prepare arbitrary quantum states or implement arbitrary unitary operators, using…

desk verdict Useful synthesis framework and honest hardware study; the 'any' claim outruns the implemented U3-only branch ansatz. read the letter →

arxiv 2412.07969 v1 pith:P2N4F7I3 submitted 2024-12-10 quant-ph

classification quant-ph MSC 81P68 PACS 03.67.Lx
keywords dynamicquantumcircuitsmid-circuitmeasurementfeed-forwardcircuitsynthesisnumericaloptimizationstatepreparationunitarycostfunction
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

Dynamic quantum circuits—circuits that measure some qubits mid-execution and choose later gates based on the outcome—have so far been hand-designed, mostly from teleportation protocols. This paper claims to replace that manual design with numerical optimization: given a target state or unitary, a search routine finds a circuit of the form "prepare with $U_b$, measure ancillas, then apply branch unitary $U_i$ depending on outcome" that realizes the target. The paper introduces two families of cost functions, one for state preparation and one for unitary preparation, and proves they are faithful. It implements these in an open-source synthesis framework and shows the resulting dynamic circuits match or beat static circuits in depth across GHZ, W, and Dicke states, long-range entangling gates, multi-qubit gates, block-level optimization of quantum algorithms, and lattice simulations. Hardware and noisy-simulation validation show the depth savings are real but currently offset by mid-circuit measurement errors; the paper's noise model quantifies the measurement fidelity needed for dynamic circuits to win.

What carries the argument

The mechanism is the branched circuit identity $U = \sum_i (U_i \otimes |i\rangle\langle i|) U_b$, interpreting the measurement as a projection-valued decomposition of the ancilla. The new cost functions turn the non-unitary measurement process into an objective a numerical optimizer can drive to zero: for unitary preparation the key trick is deferring the measurement, so the task becomes making the pre-measurement unitary $U$ equal to $V\otimes W$ on the ancilla-zero subspace, and $C_{\mathrm{dyn1}}$ and $C_{\mathrm{dyn2}}$ are the resulting Hilbert-Schmidt distances. Type 2 is also derived independently from a quantum-channel composition, giving it an operational meaning as the trace of the channel implementing $V^\dagger$ after the dynamic circuit. The implementation combines a topology-aware search for the pre-measurement block with instantiation of one layer of single-qubit $U_3$ gates per branch, and the paper documents circuit patterns for GHZ, W, Dicke, long-range gates, and Trotter steps that allow scaling via fixed-layer growth or circuit partitioning.

What would settle it

Run the generator on a Haar-random three-qubit unitary with one ancilla and compare the optimized cost under the single-U3-layer branch restriction against a version that allows two-qubit gates in branches; if the restricted version cannot reach the same near-zero cost that the unrestricted version reaches, the expressiveness assumption underlying "any unitary" is false.

Watch

Extended reading notes

Core claim

Dynamic circuits have mostly been designed by hand using teleportation and stabilizer reasoning. The paper's central claim is that they can instead be found automatically: for a target state or unitary, search over a pre-measurement unitary $U_b$ on system-plus-ancilla qubits and over outcome-conditioned branch unitaries $U_i$, guided by cost functions that are faithful—zero exactly when the circuit realizes the target. For state preparation the cost is $C_T = 1 - \sum_i |\langle T \otimes i| (U_i \otimes |i\rangle\langle i|) U_b |0^{\otimes(s+a)}\rangle|^2$. For unitary preparation, the paper defers the measurement and demands the pre-measurement state factorize as $(V|\phi\rangle)\otimes|\alpha\rangle$, yielding two costs: $C_{\mathrm{dyn1}}$ with an extra ancilla unitary $W$, and $C_{\mathrm{dyn2}}$ with $W$ optimized away, $C_{\mathrm{dyn2}}(U)=1-\frac{1}{4^s}\sum_i |\mathrm{Tr}(V^\dagger U_{i,0})|^2$, where $U_{i,0}$ is a partial trace over ancillas. The same costs extend to independent and nested measurement placements by changing the form of the total unitary $U$. The implementation uses a topology-aware search for $U_b$ and one layer of single-qubit $U_3$ gates per branch; on the demonstrated targets the resulting circuits are shallower than static-circuit baselines, and hardware validation confirms the protocol works, with fidelity currently limited by mid-circuit measurement errors.

Load-bearing premise

The generated circuits only allow a single layer of single-qubit U3 gates in each branch after the measurement, and the paper does not prove that this restricted branch ansatz can prepare every state or unitary; if some targets require entangled or deeper branch unitaries, the "any target" claim would fail as implemented.

Editorial extensions

If this is right

  • For GHZ and W states, dynamic circuits reach depth 2–4 for up to 8 qubits, shallower than analytic or compiled static circuits, with depth growing more slowly with qubit count.
  • Long-range two-qubit gates such as CNOT, CZ, CS, Rzz, Rxx, and Ryy are realized in constant depth, with specific gates at depth 2 and generic two-qubit gates at depth 6, using one measurement per skipped qubit and cutting the number of mid-circuit measurements by a factor of three relative to Bell-state teleportation.
  • Partitioning large algorithms into three-qubit blocks and replacing blocks with one-ancilla dynamic circuits reduces circuit depth by about 30% on Grover, TFIM, and QAOA circuits at the cost of about 13% more CNOTs, with a mixed static/dynamic choice recovering the CNOT overhead.
  • For lattice-simulation Trotter steps mapped to limited-connectivity hardware, dynamic long-range Rzz circuits halve the CNOT count relative to structure-aware unitary synthesis, at constant circuit depth.
  • The noise model predicts a threshold mid-circuit measurement fidelity above which dynamic circuits beat static ones; the threshold drops as circuit width grows, and for lattice simulation it is already below current readout fidelity under the model's assumptions.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • An implication the authors leave implicit is that allowing two-qubit gates inside branch unitaries—not just one layer of single-qubit U3 gates—would likely reduce depth further, since the cost functions themselves do not constrain branch structure; the paper flags this as future work rather than claiming it.
  • If mid-circuit measurement fidelity reaches the thresholds their model computes, dynamic-circuit synthesis becomes a general depth-reduction tool for NISQ algorithms, not just for the demonstrated families; this is an extrapolation from the paper's trade-off curves.
  • The same generator could be used to build algorithm-level hardware benchmarks for mid-circuit measurement and feed-forward, since it produces many circuits with tunable depth, width, and measurement trade-offs; the paper mentions benchmarks as a motivation but does not build the suite.
  • The constant-depth long-range gate pattern suggests the technique extends naturally to distributing entanglement across arbitrary pairs in limited-connectivity processors, potentially aiding distributed quantum computing; the paper only demonstrates linear topologies.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

3 major / 6 minor

Summary. The paper presents AC/DC, a framework for automatically synthesizing dynamic quantum circuits that include mid-circuit measurements and classical feed-forward. The authors derive cost functions for state preparation (Eq. 6) and unitary preparation (Cdyn1, Eq. 9; Cdyn2, Eq. 10), prove their faithfulness in Appendices A-C, and integrate them into the open-source BQSKit synthesis toolkit via two algorithms, DC-QSearch and DC-Inst. They demonstrate the framework on GHZ, W, and Dicke state preparation; long-range entangling gates; multi-qubit gates; large-circuit optimization through partitioning; and a lattice-simulation application, with validation on simulators and quantum hardware. They also present a noise model analyzing when dynamic circuits can outperform unitary circuits.

Significance. If the results hold, this is a valuable step toward practical automated compilation for dynamic circuits. The cost functions are derived from first principles, and the faithfulness proofs in Appendices A-C are rigorous and reusable beyond the specific BQSKit implementation. The integration into an open-source framework, the hardware validation, and the noise trade-off analysis are concrete strengths that will benefit the community. The main caveat is that the headline claim of preparing 'any state or unitary operator' is not supported by the implemented generator as described; the implemented branch unitaries are restricted to single-qubit layers, and the large-circuit scaling claims rest on pattern extrapolation rather than direct synthesis. These issues are fixable with qualified claims and additional evidence, but they affect the central assertion of the paper.

major comments (3)
  1. [Abstract and Section VI] The abstract's claim that the framework can 'automatically prepare any state or unitary operator' is not supported by the implemented generator. Section VI restricts every branch unitary Ui to a single layer of single-qubit U3 gates, and Section VIII explicitly acknowledges that allowing entangled branch unitaries 'might further reduce the circuit depth' and that simultaneous synthesis of Ub and all Ui is left to future work. The paper proves faithfulness of the cost functions but does not prove that a zero-cost solution exists within this restricted ansatz for an arbitrary target, nor does it provide a convergence guarantee for the numerical search. All demonstrations use structured, symmetric targets; no random dense state or unitary is tested. The claim should be qualified to 'for the demonstrated targets, and in principle for arbitrary targets given sufficient search depth and more general branch unitaries,' or supplemented with a completeness argument for the implemented ansatz.
  2. [Section IV, Eq. (12)] The uniform-measurement restriction W = D H^{⊗n} is introduced as an 'empirical observation' and then used as an assumption in the type-1 cost function. This restriction may change the optimization landscape: a zero-cost solution may exist for the full W but not within the D H^{⊗n} family, so Cdyn1 with this restricted W is not proven faithful to the original dynamic-circuit problem. The paper does not show that uniform measurement probabilities are without loss of optimality for general targets; Figure 3 illustrates only a single next-nearest-neighbor CNOT. This should be stated as a heuristic with a discussion of its possible impact on completeness, or removed by optimizing W analytically as in Cdyn2.
  3. [Section VII A and Figure 10] Large-circuit results are obtained by DC-Inst, which extrapolates a pattern observed on circuits with at most six qubits, and Figure 10 explicitly labels the large-size depth curves as 'predictions derived from observed patterns.' Tables I and II report GHZ7/GHZ8 and W6 results from this extrapolation, but no direct synthesis or hardware validation is provided for those sizes. The scaling claims should be clearly labeled as extrapolations, and ideally validated by at least one intermediate-size directly synthesized circuit or by executing the predicted circuit on a simulator.
minor comments (6)
  1. [Section VI] There is a typo in 'allows us to reproduce all previosuly dynamic circuit published results'; 'previosuly' should be 'previously.'
  2. [Table III caption] The caption contains the typo 'DC achievs the shortest circuit depth'; 'achievs' should be 'achieves.'
  3. [Equation (19) and Figure 5] The text states that 'Each blue block is explained in Eq. (19),' but Eq. (19) is empty in the manuscript; the block's unitary decomposition (one CNOT plus two U3 gates) should be written explicitly.
  4. [Section V, Eq. (15)] The unitaries Ub0 and Ub1 used in the independent-measurement expression are not defined; please define them or relate them to the general Ub notation used elsewhere.
  5. [Appendix B] The equivalence argument between Cdyn1 and Cdyn2 would be clearer if it stated the monotonic relation Cdyn2 = 1 - (1 - Cdyn1)^2, which makes the optimization equivalence immediate; as written, 'both are aiming to maximize |T|' is somewhat informal.
  6. [Appendix D, Figure 15] The caption panel labels are inconsistent: panel (c) is described as 'CNOT between (q0, q3),' but the figure appears to show a three-qubit circuit; please reconcile the labels and the described gates.

Circularity Check

0 steps flagged · score 0.0 of 10

No significant circularity: cost functions are derived and proved from first principles; extrapolated patterns are labeled heuristics, not fitted predictions.

full rationale

The paper's central derivation is self-contained. The state-preparation cost CT (Eq. 6) is derived from fidelity and proved faithful in Appendix A; the unitary-preparation costs Cdyn1 and Cdyn2 (Eqs. 9 and 10) are derived from the Hilbert-Schmidt/subspace fidelity and proved faithful in Appendix B, with an independent channel-theoretic derivation in Appendix C. These proofs do not assume the target result, and no fitted parameter is renamed as a prediction. The uniform-outcome assumption Eq. (12) is an empirical simplification that reduces the number of W parameters, but it is not derived from the target and does not define the cost functions; the paper explicitly presents it as an observed pattern, with Figure 3 as supporting evidence. The DC-Inst large-circuit depth predictions (e.g., Figure 10) are explicitly labeled as 'predictions derived from observed patterns,' and Section VI describes a prescribed circuit-extension methodology rather than a fitted-input-called-prediction loop; this is a heuristic extrapolation, a correctness/completeness concern, not circularity. Self-citations to BQSKit, QSearch, and related tools are tool citations and performance comparisons, not load-bearing substitutes for the derived objectives or their faithfulness proofs. The abstract's 'any state or unitary' claim is indeed stronger than what the implemented U3-only branch ansatz is proven to achieve, and Section VIII acknowledges that entangled branch unitaries could further reduce depth; however, that is a completeness/expressivity gap, not an exhibited equation reducing to its own input. No step was found in which a claimed prediction is equivalent by construction to a fitted parameter or to a self-citation chain.

Assumptions & free parameters 0 free parameters · 5 assumptions · 0 invented entities

The central claim rests on standard synthesis assumptions plus two ad hoc structural ansatze: the U3-only branch unitaries and the uniform-outcome W restriction. These are not proven from first principles and bound the generality of the 'any state or unitary' claim.

assumptions (5)
  • ad hoc to paper A single layer of single-qubit U3 gates per branch is expressive enough to prepare any target state or unitary when combined with a suitable Ub.
    Section VI restricts each Ui to one layer of U3 gates; the paper claims this reproduces all previously published dynamic circuit results, but no expressiveness proof is given, while the abstract claims preparation of any state or unitary.
  • ad hoc to paper Optimal circuits always have uniform measurement outcome distribution, so W can be restricted to W = D H⊗n.
    Section IV, Eq. (12) and Figure 3: an empirical observation, not proven, used to reduce the number of parameters in Cdyn1.
  • domain assumption Deferring mid-circuit measurements to the end of the circuit is valid for deriving cost functions.
    Section IV, Figure 2(b): the derivation assumes ancilla qubits are not reused before the final measurement, standard in dynamic circuit analysis.
  • domain assumption The noise model in Eq. (26) assumes mid-circuit measurement errors affect all qubits equally (factor N).
    Section VII E: used to compute the MCM fidelity threshold; the authors note this is a worst-case assumption.
  • standard math Eigenvalue characterization of quantum channels (all eigenvalues +1 if and only if identity channel), cited from [54,55].
    Appendix C uses this to show the trace-based cost function is faithful.

how reviews work

0 comments
Cite this review

Pith. "Pith review of AC/DC: Automated Compilation for Dynamic Circuits." pith.science (2026). https://pith.science/paper/P2N4F7I3

@misc{pith2026241207969,
  author       = {Pith},
  title        = {Pith review of: AC/DC: Automated Compilation for Dynamic Circuits},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/P2N4F7I3}},
  note         = {Machine review of arXiv:2412.07969}
}
read the original abstract

Dynamic quantum circuits incorporate mid-circuit measurements and feed-forward operations originally intended to realize Quantum Error Correction. This paradigm has recently been utilized to prepare certain states and long-range entangling gates as well as reduce resource overhead in quantum algorithms such as Quantum Fourier Transformation and Quantum Phase Estimation. In this paper, we present a novel framework for generating dynamic quantum circuits that automatically prepare any state or unitary operator. This procedure is powered by numerical optimization-based circuit synthesis methods. The first contribution is introducing optimization objective functions incorporating mid-circuit measurement and feed-forward operations. The second contribution is incorporating these into a popular open-source quantum circuit synthesis framework. We demonstrate the generation of dynamic circuits for state preparation, long-range entangling gates, circuit optimization, and the application of dynamic circuits to lattice simulations. The resulting circuits are validated through simulation and execution on quantum hardware. Furthermore, we perform noise analysis to explore the impact of different error ratios in mid-circuit measurements and gate errors, identifying scenarios where dynamic circuits offer the most significant benefits. The dynamic circuits generated by our framework show substantial improvements in reducing circuit depth and, in some cases, the number of gates required. To our knowledge, this is the first practical procedure to generate dynamic quantum circuits. Our objective functions are independent of the underlying synthesis framework and can be easily reused. This framework opens new possibilities for circuit generation and optimization methods, highlighting the potential of dynamic circuits to enhance the performance of quantum algorithms on near-term quantum computers.

Figures

Figures reproduced from arXiv: 2412.07969 by the authors.

Figure 1
Figure 1. FIG. 1: Dynamic circuit protocol for preparing a target [PITH_FULL_IMAGE:figures/full_fig_p002_1.png] view at source ↗
Figure 2
Figure 2. FIG. 2: Panel (a) is the dynamic circuit protocol for [PITH_FULL_IMAGE:figures/full_fig_p004_2.png] view at source ↗
Figure 3
Figure 3. FIG. 3: The effect of setting the measurement proba [PITH_FULL_IMAGE:figures/full_fig_p005_3.png] view at source ↗
Figures from the paper (12 more)
Figure 4
Figure 4. Figure 4: FIG. 4: Circuits with two ancillas to illustrate different mid-circuit measurement scenarios. (a) Measurement of [PITH_FULL_IMAGE:figures/full_fig_p006_4.png]
Figure 5
Figure 5. Figure 5: FIG. 5: The circuit structures to prepare [PITH_FULL_IMAGE:figures/full_fig_p008_5.png]
Figure 6
Figure 6. Figure 6: FIG. 6: The circuit structures to prepare [PITH_FULL_IMAGE:figures/full_fig_p010_6.png]
Figure 7
Figure 7. Figure 7: FIG. 7: Output distribution of the state preparation circuits for (a) GHZ [PITH_FULL_IMAGE:figures/full_fig_p010_7.png]
Figure 8
Figure 8. Figure 8: FIG. 8: The TVD results for executing unitary and dynamic circuits to prepare various quantum states on (a) noise [PITH_FULL_IMAGE:figures/full_fig_p011_8.png]
Figure 9
Figure 9. Figure 9: FIG. 9: The circuit structures to prepare [PITH_FULL_IMAGE:figures/full_fig_p011_9.png]
Figure 10
Figure 10. Figure 10: FIG. 10: The predicted circuit depth of long-range [PITH_FULL_IMAGE:figures/full_fig_p012_10.png]
Figure 11
Figure 11. Figure 11: FIG. 11: The fidelity results for executing unitary and dynamic circuits to prepare long-range CNOT gate on linear [PITH_FULL_IMAGE:figures/full_fig_p013_11.png]
Figure 12
Figure 12. Figure 12: FIG. 12: On panel [PITH_FULL_IMAGE:figures/full_fig_p015_12.png]
Figure 13
Figure 13. Figure 13: FIG. 13: Number of CNOTs when mapping the [PITH_FULL_IMAGE:figures/full_fig_p015_13.png]
Figure 14
Figure 14. Figure 14: FIG. 14: The mid-circuit measurement (MCM) fidelity required for dynamic circuits to outperform unitary circuits [PITH_FULL_IMAGE:figures/full_fig_p016_14.png]
Figure 15
Figure 15. Figure 15: FIG. 15: Dynamic circuits for preparing (a) W3 state on ( [PITH_FULL_IMAGE:figures/full_fig_p024_15.png]

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

71 extracted references · 54 canonical work pages

  1. [1]

    We use DC-QSearch for circuits smaller than 6 qubits and an DC-Inst for larger circuits

    GHZ state A n-qubit GHZ state is defined as: |GHZn⟩ = |0⟩⊗n + |1⟩⊗n √ 2 (18) We first prepare 4-8 qubit GHZ states using dynamic circuits with one ancilla qubit, resulting in 5-9 qubit cir- cuits. We use DC-QSearch for circuits smaller than 6 qubits and an DC-Inst for larger circuits. The target topology is linear. The circuits to prepare Ub before mid-ci...

  2. [2]

    + |00...01⟩ (20) For example, if n is 3, we get |W3⟩ = 1√ 3 (|100⟩ + |010⟩ + |001⟩)

    W state and Dicke state A n-qubit W state is defined as: |Wn⟩ = 1√n |100...0⟩ + |010..0⟩ + ... + |00...01⟩ (20) For example, if n is 3, we get |W3⟩ = 1√ 3 (|100⟩ + |010⟩ + |001⟩). The W state can be regarded as a special case of the the Dicke state with k = 1, where a general Dicke state is defined as: |Dn k ⟩ = n k − 1 2 X x∈{0,1}n HW(x)=k |x⟩, (21) wher...

  3. [3]

    The results of the output distributions are shown in Figure 7, where the correct output states are highlighted with red arrows

    State Preparation Validation We first executed two small dynamic circuits—GHZ4 (a 5-qubit circuit including one ancilla) and W 3 (a 4- qubit circuit including one ancilla)—on the Advanced Quantum Testbed (AQT) superconducting quantum ma- chine [5] to validate the correctness of our dynamic cir- cuit protocol on hardware. The results of the output distribu...

  4. [4]

    Based on the pattern we observe, we extend it to arbitrary num- ber of ancillas using DC-Inst

    Long-range Two-qubit Entangling Gates First, we prepare the next nearest neighbor 2-qubit gates (with 1 ancilla in the middle): CNOT, CZ, CS, Rzz, Rxx, Ryy with arbitrary angles, and increase the number of ancillas to 2 for these long-range 2-qubit gates using our dynamic circuit protocol DC-QSearch. Based on the pattern we observe, we extend it to arbitr...

  5. [5]

    For demonstration, we select several three-qubit gates, including Toffoli, Fanout, and Fredkin gates, and intro- duce one ancilla qubit

    Multi-qubit Gates Another application of dynamic circuits is to introduce ancilla qubits for unitary preparation, allowing the use of more qubits to prepare a smaller unitary with the po- tential to reduce depth to achieve circuit optimization. For demonstration, we select several three-qubit gates, including Toffoli, Fanout, and Fredkin gates, and intro-...

  6. [6]

    How much does mid-circuit measurement need to improve before our dynamic circuits can outperform unitary circuits?

    Validation of Generated Circuits For validation, we use dynamic circuits and unitary circuits (Qiskit with optimization level 3) to prepare the circuits for long-range CNOT gates with ancilla qubits ranging from one to five, as well as a Toffoli gate with one ancilla. We run the circuits on Qiskit noise sim- ulator Fake127QPulseV1 and IBM quantum hardware...

  7. [7]

    Faisal Alam and Bryan K Clark. 2024. Learning dynamic quantum circuits for efficient state preparation. arXiv preprint arXiv:2410.09030 (2024)

  8. [8]

    Elisa B¨ aumer, Vinay Tripathi, Alireza Seif, Daniel Lidar, and Derek S Wang. 2024. Quantum Fourier transform using dynamic circuits. Physical Review Letters 133, 15 (2024), 150602

Show all 71 references
  1. [9]

    Elisa B¨ aumer, Vinay Tripathi, Derek S Wang, Patrick Rall, Edward H Chen, Swarnadeep Majumder, Alireza Seif, and Zlatko K Minev. 2024. Efficient long-range en- tanglement using dynamic circuits. PRX Quantum 5, 3 (2024), 030339

  2. [10]

    Elisa B¨ aumer and Stefan Woerner. 2024. Measurement- Based Long-Range Entangling Gates in Constant Depth. arXiv preprint arXiv:2408.03064 (2024)

  3. [11]

    Berkeley Advanced Quantum Testbed. [n. d.]. Berkeley Advanced Quantum Testbed’s Website. https://aqt. lbl.gov

  4. [12]

    Michael E Beverland, Prakash Murali, Matthias Troyer, Krysta M Svore, Torsten Hoefler, Vadym Kliuchnikov, Guang Hao Low, Mathias Soeken, Aarthi Sundaram, and Alexander Vaschillo. 2022. Assessing requirements to scale to practical quantum advantage. arXiv preprint arXiv:2211.07...

  5. [13]

    Carlos Bravo-Prieto, Ryan LaRose, Marco Cerezo, Yigit Subasi, Lukasz Cincio, and Patrick J Coles. 2023. Varia- tional quantum linear solver. Quantum 7 (2023), 1188

  6. [14]

    Harry Buhrman, Marten Folkertsma, Bruno Loff, and Niels MP Neumann. 2023. State preparation by shallow circuits using feed forward. arXiv preprint arXiv:2307.14840 (2023). 17

  7. [15]

    Lukasz Cincio, Kenneth Rudinger, Mohan Sarovar, and Patrick J Coles. 2021. Machine learning of noise-resilient quantum circuits. PRX Quantum 2, 1 (2021), 010324

  8. [16]

    Cristina Cirstoiu, Zoe Holmes, Joseph Iosue, Lukasz Cin- cio, Patrick J Coles, and Andrew Sornborger. 2020. Vari- ational fast forwarding for quantum simulation beyond the coherence time. npj Quantum Information 6, 1 (2020), 82

  9. [17]

    Antonio D C´ orcoles, Maika Takita, Ken Inoue, Scott Lekuch, Zlatko K Minev, Jerry M Chow, and Jay M Gambetta. 2021. Exploiting dynamic quantum circuits in a quantum algorithm with superconducting qubits. Phys- ical Review Letters 127, 10 (2021), 100501

  10. [18]

    Gopal Ramesh Dahale. 2023. ILearnQuantum. https:// github.com/Gopal-Dahale/ILearnQuantum/tree/main

  11. [19]

    Marc G Davis, Ethan Smith, Ana Tudor, Koushik Sen, Irfan Siddiqi, and Costin Iancu. 2020. Towards opti- mal topology aware quantum circuit synthesis. In 2020 IEEE International Conference on Quantum Computing and Engineering (QCE) . IEEE, 223–234

  12. [20]

    Matthew DeCross, Eli Chertkov, Megan Kohagen, and Michael Foss-Feig. 2023. Qubit-reuse compilation with mid-circuit measurement and reset. Physical Review X 13, 4 (2023), 041057

  13. [21]

    Abhinav Deshpande, Marcel Hinsche, Sona Najafi, Kunal Sharma, Ryan Sweke, and Christa Zoufal. 2024. Dynamic parameterized quantum circuits: expressive and barren- plateau free. arXiv preprint arXiv:2411.05760 (2024)

  14. [22]

    Olivia Di Matteo and Michele Mosca. 2016. Parallelizing quantum circuit synthesis. Quantum Science and Tech- nology 1, 1 (2016), 015003

  15. [23]

    Marco Fellous-Asiani, Jing Hao Chai, Yvain Thonnart, Hui Khoon Ng, Robert S Whitney, and Alexia Auff` eves

  16. [24]

    Akel Hashim, Ming Yuan, Pranav Gokhale, Larry Chen, Christian Juenger, Neelay Fruitwala, Yilun Xu, Gang Huang, Liang Jiang, and Irfan Siddiqi. 2024. Efficient Generation of Multi-partite Entanglement between Non- local Superconducting Qubits using Classical Feedback. arXiv:240...

  17. [25]

    Michael Foss-Feig, Arkin Tikku, Tsung-Cheng Lu, Karl Mayer, Mohsin Iqbal, Thomas M Gatterman, Justin A Gerber, Kevin Gilmore, Dan Gresh, Aaron Hankin, et al. 2023. Experimental demonstration of the ad- vantage of adaptive quantum circuits. arXiv preprint arXiv:2302.03029 (2023)

  18. [26]

    Neelay Fruitwala, Gang Huang, Yilun Xu, Abhi Ra- jagopala, Akel Hashim, Ravi K Naik, Kasra Nowrouzi, David I Santiago, and Irfan Siddiqi. 2024. Distributed Ar- chitecture for FPGA-based Superconducting Qubit Con- trol. arXiv preprint arXiv:2404.15260 (2024)

  19. [27]

    TM Graham, L Phuttitarn, R Chinnarasu, Y Song, C Poole, K Jooya, J Scott, A Scott, P Eichler, and M Saffman. 2023. Midcircuit measurements on a single- species neutral alkali atom quantum processor. Physical Review X 13, 4 (2023), 041051

  20. [28]

    Kaiwen Gui, Alexander M Dalzell, Alessandro Achille, Martin Suchara, and Frederic T Chong. 2024. Spacetime- efficient low-depth quantum state preparation with appli- cations. Quantum 8 (2024), 1257

  21. [29]

    Akel Hashim, Long B Nguyen, Noah Goss, Brian Marinelli, Ravi K Naik, Trevor Chistolini, Jordan Hines, JP Marceaux, Yosep Kim, Pranav Gokhale, et al. 2024. A practical introduction to benchmarking and char- acterization of quantum computers. arXiv preprint arXiv:2408.12064 (2024)

  22. [31]

    Sumeet Khatri, Ryan LaRose, Alexander Poremba, Lukasz Cincio, Andrew T Sornborger, and Patrick J Coles. 2019. Quantum-assisted quantum compiling. Quantum 3 (2019), 140

  23. [32]

    Patrick M Hayden, Michal Horodecki, and Barbara M Terhal. 2001. The asymptotic entanglement cost of preparing a quantum state. Journal of Physics A: Math- ematical and General 34, 35 (2001), 6891

  24. [33]

    Mohsin Iqbal, Nathanan Tantivasadakarn, Thomas M Gatterman, Justin A Gerber, Kevin Gilmore, Dan Gresh, Aaron Hankin, Nathan Hewitt, Chandler V Horst, Mitchell Matheny, et al. 2024. Topological order from measurements and feed-forward on a trapped ion quan- tum computer. Commun...

  25. [34]

    Raban Iten, Roger Colbeck, Ivan Kukuljan, Jonathan Home, and Matthias Christandl. 2016. Quantum circuits for isometries. Physical Review A 93, 3 (2016), 032318

  26. [35]

    Wood, Jake Lishman, Julien Gacon, Si- mon Martiel, Paul D

    Ali Javadi-Abhari, Matthew Treinish, Kevin Krsulich, Christopher J. Wood, Jake Lishman, Julien Gacon, Si- mon Martiel, Paul D. Nation, Lev S. Bishop, Andrew W. Cross, Blake R. Johnson, and Jay M. Gambetta. 2024. Quantum computing with Qiskit. https://doi.org/10. 48550/arXiv.24...

  27. [36]

    Justin Kalloor, Mathias Weiden, Ed Younis, John Ku- biatowicz, Bert De Jong, and Costin Iancu. 2024. Quantum Hardware Roofline: Evaluating the Impact of Gate Expressivity on Quantum Processor Design. arXiv:2403.00132 [quant-ph] https://arxiv.org/abs/ 2403.00132

  28. [37]

    Christopher F Kane, Niladri Gomes, and Michael Kreshchuk. 2024. Nearly optimal state preparation for quantum simulations of lattice gauge theories. Physical Review A 110, 1 (2024), 012455

  29. [38]

    Siyuan Niu, Akel Hashim, Costin Iancu, Wibe Albert De Jong, and Ed Younis. 2024. Effective Quantum Re- source Optimization via Circuit Resizing in BQSKit. In Proceedings of the 61st ACM/IEEE Design Automation Conference. 1–6

  30. [39]

    Gushu Li, Yufei Ding, and Yuan Xie. 2019. Tackling the qubit mapping problem for NISQ-era quantum devices. In Proceedings of the twenty-fourth international confer- ence on architectural support for programming languages and operating systems . 1001–1014

  31. [40]

    Ji Liu, Ed Younis, Mathias Weiden, Paul Hovland, John Kubiatowicz, and Costin Iancu. 2023. Tackling the qubit mapping problem with permutation-aware synthesis. In 2023 IEEE International Conference on Quantum Com- puting and Engineering (QCE) , Vol. 1. IEEE, 745–756

  32. [41]

    Thomas Lubinski, Carleton Coffrin, Catherine McGeoch, Pratik Sathe, Joshua Apanavicius, David Bernal Neira, Quantum Economic Development Consortium, et al

  33. [42]

    P´ eter Rakyta and Zolt´ an Zimbor´ as. 2022. Approach- ing the theoretical limit in quantum gate decomposition. Quantum 6 (2022), 710

  34. [43]

    Thomas Lubinski, Sonika Johri, Paul Varosy, Jeremiah Coleman, Luning Zhao, Jason Necaise, Charles H Baldwin, Karl Mayer, and Timothy Proctor. 2023. 18 Application-oriented performance benchmarks for quan- tum computing. IEEE Transactions on Quantum Engi- neering 4 (2023), 1–32

  35. [44]

    Liam Madden and Andrea Simonetto. 2022. Best approx- imate quantum compiling problems. ACM Transactions on Quantum Computing 3, 2 (2022), 1–29

  36. [45]

    Michael A Nielsen and Isaac L Chuang. 2010. Quantum computation and quantum information . Cambridge uni- versity press

  37. [46]

    Kevin C Smith, Eleanor Crane, Nathan Wiebe, and SM Girvin. 2023. Deterministic constant-depth preparation of the AKLT state on a quantum processor using fusion measurements. PRX Quantum 4, 2 (2023), 020315

  38. [47]

    Siyuan Niu, Aida Todri-Sanial, and Nicholas Torleiv Bronn. 2024. Multi-qubit dynamical decoupling for en- hanced crosstalk suppression. Quantum Science and Technology (2024)

  39. [48]

    Tirthak Patel, Ed Younis, Costin Iancu, Wibe de Jong, and Devesh Tiwari. 2022. Quest: systematically approx- imating quantum circuits for higher output fidelity. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Oper...

  40. [49]

    Juan M Pino, Jennifer M Dreiling, Caroline Figgatt, John P Gaebler, Steven A Moses, MS Allman, CH Bald- win, Michael Foss-Feig, D Hayes, K Mayer, et al. 2021. Demonstration of the trapped-ion quantum CCD com- puter architecture. Nature 592, 7853 (2021), 209–213

  41. [50]

    Teague Tomesh, Pranav Gokhale, Victory Omole, Gokul Subramanian Ravi, Kaitlin N Smith, Joshua Vis- zlai, Xin-Chuan Wu, Nikos Hardavellas, Margaret R Martonosi, and Frederic T Chong. 2022. Supermarq: A scalable quantum benchmark suite. In 2022 IEEE In- ternational Symposium on ...

  42. [51]

    P´ eter Rakyta and Zolt´ an Zimbor´ as. 2022. Efficient quan- tum gate decomposition via adaptive circuit compression. arXiv preprint arXiv:2203.04426 (2022)

  43. [52]

    Vivek V Shende, Stephen S Bullock, and Igor L Markov

  44. [53]

    Mark M Wilde. 2013. Quantum information theory . Cambridge university press

  45. [54]

    Seyon Sivarajah, Silas Dilkes, Alexander Cowtan, Will Simmons, Alec Edgington, and Ross Duncan. 2020. t— ket¿: a retargetable compiler for NISQ devices. Quantum Science and Technology 6, 1 (2020), 014003

  46. [55]

    Michael M Wolf and David Perez-Garcia. 2010. The in- verse eigenvalue problem for quantum channels. arXiv preprint arXiv:1005.4545 (2010)

  47. [56]

    Kevin C Smith, Abid Khan, Bryan K Clark, SM Girvin, and Tzu-Chieh Wei. 2024. Constant-depth preparation of matrix product states with adaptive quantum circuits. PRX Quantum 5, 3 (2024), 030344

  48. [57]

    Lukin, and Jason Cong

    Bochen Tan, Dolev Bluvstein, Mikhail D. Lukin, and Jason Cong. 2022. Qubit Mapping for Reconfigurable Atom Arrays. In Proceedings of the 41st IEEE/ACM In- ternational Conference on Computer-Aided Design (San Diego, California) (ICCAD ’22) . Association for Com- puting Machiner...

  49. [58]

    Daniel Bochen Tan, Wan-Hsuan Lin, and Jason Cong

  50. [59]

    arXiv preprint arXiv:2405.15095 (2024)

    Compilation for Dynamically Field-Programmable Qubit Arrays with Efficient and Provably Near-Optimal Scheduling. arXiv preprint arXiv:2405.15095 (2024)

  51. [60]

    critical value

    Yifan Zhang, Sarang Gopalakrishnan, and Georgios Styliaris. 2024. Characterizing MPS and PEPS Prepara- ble via Measurement and Feedback. arXiv preprint arXiv:2405.09615 (2024). 19 Appendix A: Cost function for state preparation Suppose we have s system qubits and a ancilla qub...

  52. [61]

    Almudena Carrera Vazquez, Caroline Tornow, Diego Riste, Stefan Woerner, Maika Takita, and Daniel J Eg- ger. 2024. Scaling quantum computing with dynamic cir- cuits. arXiv preprint arXiv:2402.17833 (2024)

  53. [62]

    Mathias Weiden, Justin Kalloor, John Kubiatowicz, Ed Younis, and Costin Iancu. 2022. Wide quantum cir- cuit optimization with topology aware synthesis. In 2022 IEEE/ACM Third International Workshop on Quantum Computing Software (QCS) . IEEE, 1–11

  54. [64]

    Michael M. Wolf. 2012. Quantum Channels and Oper- ations - Guided Tour. https://mediatum.ub.tum.de/ doc/1701036/1701036.pdf Graue Literatur

  55. [66]

    Xin-Chuan Wu, Marc Grau Davis, Frederic T Chong, and Costin Iancu. 2020. QGo: Scalable quantum circuit optimization using automated synthesis. arXiv preprint arXiv:2012.09835 (2020)

  56. [67]

    Amanda Xu, Abtin Molavi, Lauren Pick, Swamit Tannu, and Aws Albarghouthi. 2023. Synthesizing quantum- circuit optimizers. Proceedings of the ACM on Program- ming Languages 7, PLDI (2023), 835–859

  57. [68]

    Ed Younis, Costin C Iancu, Wim Lavrijsen, Marc Davis, Ethan Smith, and USDOE. 2021. Berkeley Quantum Synthesis Toolkit (BQSKit) v1. https://doi.org/10. 11578/dc.20210603.2

  58. [69]

    Ed Younis, Koushik Sen, Katherine Yelick, and Costin Iancu. 2021. Qfast: Conflating search and numerical op- timization for scalable quantum circuit synthesis. In2021 IEEE International Conference on Quantum Computing and Engineering (QCE) . IEEE, 232–243

  59. [71]

    Thus, our goal is to obtain U such that (U − eiϕUT ) |ψ⟩ ⊗ |0⊗a⟩ = 0, (B3) for all s-qubit states |ψ⟩

    Proof for Csub We would like to find a unitary U that is equal to a target unitary UT up to a global phase, on the subspace containing states |ψ⟩ ⊗ |0⊗a⟩ that has the ancilla qubits in the |0⟩ state. Thus, our goal is to obtain U such that (U − eiϕUT ) |ψ⟩ ⊗ |0⊗a⟩ = 0, (B3) fo...

  60. [72]

    critical value

    Dynamic circuit cost functions of type 1 and 2 In this section, we will generate two cost functions to solve Eq. (B2). This equation can be obtained from Eq. (B3) by replacing U ← U and UT ← V ⊗ W . Plugging these in Eq. (B7), we obtain the following as a cost function: Cdyn1(...

  61. [2005]

    In Proceedings of the 2005 Asia and South Pacific Design Automation Conference

    Synthesis of quantum logic circuits. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference. 272–275

  62. [2023]

    PRX Quantum 4, 4 (2023), 040319

    Optimizing resource efficiencies for scalable full- stack quantum computers. PRX Quantum 4, 4 (2023), 040319

  63. [2024]

    ACM Transactions on Quantum Computing 5, 3 (2024), 1–44

    Optimization applications as quantum perfor- mance benchmarks. ACM Transactions on Quantum Computing 5, 3 (2024), 1–44

Pith tools

Reviewed August 11, 2026 · model on record in the stance chip above.