Pith. sign in

Paper Citation Record · LEDGER

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models

As of 15 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2608.13472.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2608.13472 v1

Coverage vector

measured 34 of 34 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-14T10:19:28.762673Z

measured 34 of 34 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-15T06:32:42.880941+00:00

measured 0 of 0 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: cited_works

Reference resolution

34 of 34 outbound references displayed

  • verified exact1
  • verified fuzzy19
  • unresolved14
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation c43e5269-bb1b-4504-a711-a8ccb559997e · outbound

This paper cites Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.591161Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.591161Z digest=sha256:8d54303d91a547298d8c6950cc881bda92c1452ed6ea107a1b37170ba5b4ee04

Observation baf6b6f0-2b17-4d79-a730-bef8bfdaaef2 · outbound

This paper cites ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,

Reference 2

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.237344Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.597283Z digest=sha256:d302470bffe9ddb3f3121b83f595d35cac843644f83a20c6fffbff28cd395ed3

Observation d9e77e6e-0398-446e-98ad-22fcbc0fc586 · outbound

This paper cites AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,

Reference 3

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.222197Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.602506Z digest=sha256:f295741e20880d2a1fbe6d0853fd6a4c53197d58c0502a2cebd888dbfb4c8bc1

Observation 5f313593-b236-4d71-a091-e065ae9a6974 · outbound

This paper cites ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration

Reference 4

Resolution
verified exact
local_arxiv, observed 2026-08-14T10:19:28.916435Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.608700Z digest=sha256:9a22fbc9695bb88503e53b053eac8670a91032d27c7c4787fabe33887c98d245

Observation 0a8b4105-20d2-48bf-a784-c4d0e6247203 · outbound

This paper cites FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,

Reference 5

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.207425Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.614536Z digest=sha256:4f16f089adab546a48acfda6a17197432505b63f115d39f23fce6d3d866abe26

Observation 2c2740f2-41b1-4899-a438-a74a85115bb2 · outbound

This paper cites An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.191839Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.620037Z digest=sha256:53c031ec08ca9ad1c3455fc022b693aebbef7a85a595420f081f0a0423ad84bf

Observation 753d3992-9107-4a68-87f5-dc6d296ec68d · outbound

This paper cites AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,

Reference 7

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.626122Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.626122Z digest=sha256:b61bd115375562c04dc4da082a7c0ad17d60f5f81da53cd4ac1babb2d54c33d0

Observation acbfee2b-5747-42fb-bb96-91a4d1fe70f9 · outbound

This paper cites MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,

Reference 8

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.631123Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.631123Z digest=sha256:e919e2a989edf3ce2b03e6a0290dc444c925cc072927f04633f3d51348f0ab87

Observation 3747463f-3fb4-4a22-9d9e-e30ba3d1a12c · outbound

This paper cites SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,

Reference 9

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.636307Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.636307Z digest=sha256:69413e471c6f7a3a1f8c9662e6e021a1471a0e01c07aca6491a4d25b59511334

Observation d81f9c6b-2580-4163-9684-351ff4dc29b3 · outbound

This paper cites Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,

Reference 10

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.144165Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.641160Z digest=sha256:7cb6f0d344367829017a6b246f96a41dee64f74c86a5a283d4684ba97df8d4a3

Observation d3df2160-6f55-4816-99b0-95d8c483267f · outbound

This paper cites BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,

Reference 11

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.127836Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.645234Z digest=sha256:57a72487cb97ced6351666e07c9f38e866219cd1afee478a992c00986c9a6810

Observation cfa53172-3ec7-44c4-8efe-ec300d07cac7 · outbound

This paper cites Attention is All you Need,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Attention is All you Need,

Reference 12

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.112444Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.649270Z digest=sha256:946119976772384f12e5405049ca5ec28457ccde00d35f3e1e5c1c91936574ea

Observation 0b7b85f7-806b-4e39-9c3c-4eccac295f0c · outbound

This paper cites Dataset Construction for Training LLM to Learn Analog Circuit Knowledge.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Dataset Construction for Training LLM to Learn Analog Circuit Knowledge

Reference 13

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.653936Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.653936Z digest=sha256:dff9e75db00d9009da95b1f47f71022acd448f156b4f6ef9d190e0b2153fdfa2

Observation 27809fbc-2b91-4f5d-b08f-2cbf285850bf · outbound

This paper cites LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits

Reference 14

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.659624Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.659624Z digest=sha256:f40939413166e0dd842eab93038e442dfd5863cc942dd153c6575546e4829c34

Observation 2d40b097-da51-43e7-bab7-1ffb22066de4 · outbound

This paper cites AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,

Reference 15

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.098572Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.664518Z digest=sha256:b88d1a4cb181d8322c8ac56b07a2e027ecd9de6d6720c41ce76d0e775a95dd4e

Observation f5158084-8ae3-4a09-996b-0344d05d4453 · outbound

This paper cites AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.669248Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.669248Z digest=sha256:a437fa7ec28731ad142b17e7470e7ebf6012be85b08e67533fe7a79fb9b0a73c

Observation d5032312-274b-43a3-9f88-3f1782d98094 · outbound

This paper cites AnalogCoder: Analog Circuit Design via Training-Free Code Generation,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogCoder: Analog Circuit Design via Training-Free Code Generation,

Reference 17

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.673852Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.673852Z digest=sha256:9b6f2024744e3810ae9f5cb10a744779f0922d891364a882e812812881b9d587

Observation 6ea56c73-7bc9-4d0d-a4ee-c47926f23e68 · outbound

This paper cites AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.678375Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.678375Z digest=sha256:1cd8b7eb100b19d49d5d2fd7a764ab5901b03978a4f751c67de38a8643313d58

Observation 224a05a4-a9ce-48b9-91a6-33e48de94e8f · outbound

This paper cites AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,

Reference 19

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.077316Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.684729Z digest=sha256:e9883fd0205c49212320f659d3bcc21217437e88c56cd74a9216fa6dad605a15

Observation 7b0fe81e-6dfb-4afb-bc9c-8812dc9410b3 · outbound

This paper cites AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation

Reference 20

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.688811Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.688811Z digest=sha256:c4e5b86a33acd624c3c5dc8446b01cf3a1d782a9b14649a0c555bc1b05008461

Observation add0aefb-eeb9-4cdc-9bbc-7a1a8f691380 · outbound

This paper cites AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,

Reference 21

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.064280Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.693436Z digest=sha256:16ca4ba6755893bcd35427c8f728a70b470ba4eca3218b65ff50bcada1067f9c

Observation fc30cbc5-3c6e-428b-ac4f-2127a447f9a1 · outbound

This paper cites AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents

Reference 22

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.699923Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.699923Z digest=sha256:b5475104297763e76eb8d50fa66d927113f5272e9d1184667ae0ab3180fc5ec9

Observation 35030022-c340-4bb2-8722-ffffef28c19a · outbound

This paper cites EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search

Reference 23

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.704630Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.704630Z digest=sha256:00a27e8d5cadd4351d5abc51d38b1eeafed9490c5f09590c1dbb5d1bc86dae5d

Observation 4caa1403-c63a-424a-9216-5c9429c583f9 · outbound

This paper cites LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,

Reference 24

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.050899Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.708916Z digest=sha256:f5c2a73feb2c1ae0ef46c6c2a98f8886d6fd6485aeaeb34f1bc1562ee0cf3a3c

Observation 3a80acf8-7fe2-4bf4-a2ef-5db798dd6b7a · outbound

This paper cites Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,

Reference 25

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.035357Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.713999Z digest=sha256:b3743ab0d2e5be18650722f38b0ec2d9c295e31268ab1e7057f8bf1cd06c3d97

Observation 323f1354-8be1-4750-9855-a1b6067d9a21 · outbound

This paper cites AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,

Reference 26

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.021103Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.718529Z digest=sha256:80ab5fcc4df07d96253c195ef9a767fdf6b972ec9fd9a7c26129183950ca489b

Observation 10a53b0a-051c-42c9-8154-19ee0c2a3c44 · outbound

This paper cites Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,

Reference 27

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:29.007903Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.724234Z digest=sha256:fca6034c84f9b19d1a4c2169f8c64fc1264eaa0ef939e04f171bcfac386aac57

Observation 1476973a-6be1-4285-ae65-77e94ee425bb · outbound

This paper cites Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.729508Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.729508Z digest=sha256:1ddaaf501345cfe7a5aaa8a84a34251a9d37e921bc7de253b77e3cc19de6b2c8

Observation 00a7ff23-e14d-441c-9814-1d52e2e161e8 · outbound

This paper cites LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,

Reference 29

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.984380Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.735671Z digest=sha256:5b087690d488503cd1056ee22204afe18dbc7ac06804c4d8c0c047b2bd4572e8

Observation 74f26fca-a46a-4b9f-93c1-0745e028b1cc · outbound

This paper cites MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,

Reference 30

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.970637Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.740793Z digest=sha256:31b6d5feafef81babc81fd47c4ade3b9f54cd6d0e266f10c732085733ac2a818

Observation e73b1f2a-3999-4f21-ab8f-d9be802e216d · outbound

This paper cites CktGNN: Circuit Graph Neural Network for Electronic Design Automation.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models CktGNN: Circuit Graph Neural Network for Electronic Design Automation

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-14T10:19:28.746898Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-14T10:19:28.746898Z digest=sha256:c415f9d4735ff70faaca508e8a14f72c9b7c2525b0fa4c9071d1115f6f7e0131

Observation d5644706-e349-417c-a123-d48898c39bc8 · outbound

This paper cites Transformers: State-of-the-Art Natural Language Pro- cessing,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Transformers: State-of-the-Art Natural Language Pro- cessing,

Reference 32

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.958384Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.753220Z digest=sha256:4095e91bde15dc7c6daf58a061f1ba3e45591932130690aa4ff8a2c4fdc3b02b

Observation 714ffaf5-ae73-4a24-b4cd-9d683ed9f70e · outbound

This paper cites Robertson and H.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models Robertson and H

Reference 33

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.943654Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.757630Z digest=sha256:fa7c6f22e84e212e4564aba3c814f827c9a4085b9a0b1480b284bb15fcfb9d23

Observation 5782bd79-9fce-4024-bb4a-21d8099ff566 · outbound

This paper cites SkyWater Open Source PDK 130nm Process Design Kit,.

AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models SkyWater Open Source PDK 130nm Process Design Kit,

Reference 34

Resolution
verified fuzzy
raw_fallback, observed 2026-08-14T10:19:28.929855Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.

source=pdf_text observed=2026-08-14T10:19:28.762673Z digest=sha256:dd0aa8c4d07e27b83425a8ff82cdabf6ca7283a0d2a0fd3e57ed01b963d81592

Pith citing papers

No inbound Pith citation observations are available.