Pith. sign in

Paper Citation Record · LEDGER

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection

As of 10 August 2026, this Paper Citation Record lists 36 of 36 outbound references and 1 inbound Pith citation observation for arXiv:2505.19734.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2505.19734 v1

Coverage vector

measured 36 of 36 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-07T14:11:57.447422Z

measured 37 of 37 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-09T06:31:02.800959+00:00

measured 1 of 1 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links, observed 2026-05-10T16:14:26.057709Z

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: arxiv_reference, observed 2026-05-11T09:06:00.693051Z

Reference resolution

36 of 36 outbound references displayed

  • verified exact0
  • verified fuzzy15
  • unresolved21
  • parse uncertain0
  • malformed identifier0
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation 803f2506-75dd-4652-b51f-045459dbd6f9 · outbound

This paper cites The rocket chip generator,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection The rocket chip generator,

Reference 1

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:12:00.444799Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:55.660057Z digest=sha256:602e719d3b03f53248d7ad0df20cc6ce113a9754840ebdb3d438e56ebf65f6cc

Observation e35b2025-818e-4901-99fb-eff2f49c6081 · outbound

This paper cites Chisel: constructing hardware in a scala embedded language,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Chisel: constructing hardware in a scala embedded language,

Reference 2

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:12:00.355315Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:55.701360Z digest=sha256:251bb7370a7c1f95455a80a95188d465582e916aedca6f14b305a1c7c08fe6df

Observation 4756308f-db26-4b90-9292-417791d05101 · outbound

This paper cites Chip-chat: Chal- lenges and opportunities in conversational hardware design,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Chip-chat: Chal- lenges and opportunities in conversational hardware design,

Reference 3

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:55.748426Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:55.748426Z digest=sha256:9baf6df53603faca790deb207d1455873864c37d2fa687a0899102193a9e6cc3

Observation 455478df-e45e-4db9-9203-3f07e4a83984 · outbound

This paper cites Chipgpt: How far are we from natural language hardware design,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Chipgpt: How far are we from natural language hardware design,

Reference 4

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:55.794755Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:55.794755Z digest=sha256:02b3a2cc184f4965608800a87808a3058f91042b5a9a5b3e1385ba873368946e

Observation 63c630c0-bb43-44f0-b280-80b72e96a9d4 · outbound

This paper cites Evaluating Large Language Models Trained on Code.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Evaluating Large Language Models Trained on Code

Reference 5

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:55.849611Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:55.849611Z digest=sha256:6aed0f6b865441ffcdc05c9fa03d2b2d4d1d11418a4ac82e68afc9031a846a87

Observation 5d5b8094-3fc8-4b45-b4a9-c4a972b036b5 · outbound

This paper cites Magma-si: A matrix accelerator generator,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Magma-si: A matrix accelerator generator,

Reference 6

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:12:00.137300Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:55.916894Z digest=sha256:2f26422e460379d0ff1bc69b4453c52bc23d013cfa25edde5f2776842fd85ad3

Observation 9ca0b916-b552-46e1-a7a4-99d1c417af65 · outbound

This paper cites A Survey on In-context Learning.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection A Survey on In-context Learning

Reference 7

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:55.953451Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:55.953451Z digest=sha256:30b2e3e55e1eb18f650863bc1597709f9c4655f7cfd109dc16f0093cb373991b

Observation 840c5ecf-c4a6-46b4-bbd9-7fe68b00be86 · outbound

This paper cites Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration

Reference 8

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.001240Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.001240Z digest=sha256:1857632d5f12b40538e2d2366f6751fe040d9e0c446fde54155f7a4c5d1635a0

Observation d2a8bfa2-13dd-4ec8-a057-e444bb7740b9 · outbound

This paper cites Problem sets - hdlbits,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Problem sets - hdlbits,

Reference 9

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:59.956174Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.042681Z digest=sha256:23255f5c9d7a9a7d5028977cc2a6454a00b8beacc23d2a5525665940bc9fbe5f

Observation 3387a31a-4882-4569-8348-17c947e3fffb · outbound

This paper cites White paper-investigate the high-level hdl chisel,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection White paper-investigate the high-level hdl chisel,

Reference 10

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:59.773489Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.077513Z digest=sha256:85f478cbd88be917c5defe6d7376256da859d4e01611f34b572296aa8e9aeb5a

Observation eb10efc6-382d-45b9-9d9a-64e472642abd · outbound

This paper cites VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool

Reference 11

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.124275Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.124275Z digest=sha256:6a95f82563d643eae5bffba15f77d28b816dbf52c04a9e9d6fd488077ded5525

Observation c08b0cae-6b63-4ba8-90c2-a5f50540bb75 · outbound

This paper cites Reusability is firrtl ground: Hardware construction languages, compiler frameworks, and transformations,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Reusability is firrtl ground: Hardware construction languages, compiler frameworks, and transformations,

Reference 12

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:59.518128Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.179196Z digest=sha256:11ebfb3df4d90fbceed4ad71a8205815757460674591b07219da267aa8694056

Observation a9869f77-1f31-4602-8a66-b7eb0ee41329 · outbound

This paper cites A comparative study of chisel for fpga design,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection A comparative study of chisel for fpga design,

Reference 13

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:59.359387Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.221084Z digest=sha256:bbc9cb1c9eed68fd16eebb270b59fc5ea8c765d675bff64e39b87142c996730a

Observation 2fd4da26-2282-4082-bdaa-8f3aea1045fd · outbound

This paper cites Specification for the firrtl language,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Specification for the firrtl language,

Reference 14

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:59.046942Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.266010Z digest=sha256:b786ff2767a4b3bc377adbc0350371ea825640a78d290e5066d71e998762d19f

Observation 9b0bb55c-e93e-4c5a-8cfa-b27fb406c2ad · outbound

This paper cites Verilogeval: Evaluating large language models for verilog code generation,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Verilogeval: Evaluating large language models for verilog code generation,

Reference 15

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.298797Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.298797Z digest=sha256:1cc155cbd2065f99d102356023c37d73aff7d23a51c791aa188814834b13531a

Observation 9bf5c556-9d9f-458f-a556-3cb40e8614cc · outbound

This paper cites Rtl- coder: Fully open-source and efficient llm-assisted rtl code generation technique,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Rtl- coder: Fully open-source and efficient llm-assisted rtl code generation technique,

Reference 16

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:58.900361Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.362880Z digest=sha256:f45988dfb33a85b0a99004b89430eae40869199ffc23741556ef89dbb7cef182

Observation d29db9fe-f51f-44d5-a446-fb7e88c2b5ae · outbound

This paper cites Openllm-rtl: Open dataset and benchmark for llm-aided design rtl generation(invited),.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Openllm-rtl: Open dataset and benchmark for llm-aided design rtl generation(invited),

Reference 17

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.410206Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.410206Z digest=sha256:df8f259e7f5ebe9c306b4aed10b9904ac5a0db283e1290a7445e1408e2a1c544

Observation a14fb395-6dc7-4e6b-a385-40d68f246a26 · outbound

This paper cites Chatchisel: Enabling agile hardware design with large language models,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Chatchisel: Enabling agile hardware design with large language models,

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.471637Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.471637Z digest=sha256:098117bd6cf157afa272cda9e7febe9c753813dedc8b923ac4b4d2014f146425

Observation 9f2c7831-8fc5-439d-a62b-612aec9af08c · outbound

This paper cites Rtllm: An open-source benchmark for design rtl generation with large language model,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Rtllm: An open-source benchmark for design rtl generation with large language model,

Reference 19

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.525549Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.525549Z digest=sha256:c4fa8c336d580032bb33a23f43d4cb8e3517f260058f6de53f06c59bd67424f4

Observation 5d2b85b6-32e1-4d91-a1cd-0fb47d8f6446 · outbound

This paper cites Dave: Deriving automatically verilog from english,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Dave: Deriving automatically verilog from english,

Reference 20

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.591664Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.591664Z digest=sha256:306272e29be2a5f94793e6cf27b636bc529d707a7702c405d2f8cd1457e44d57

Observation 31f7419a-37ad-44e6-bb27-cbf6df3999b4 · outbound

This paper cites Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation

Reference 21

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.644594Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.644594Z digest=sha256:1924ddc16e2c2f10671766b30838a8747231bf0fba468b68e1586b34775b680b

Observation 18fd63b9-8842-4d2a-859c-1f6d4d85f684 · outbound

This paper cites Schoeberl,Digital design with chisel.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Schoeberl,Digital design with chisel

Reference 22

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:58.672237Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.677472Z digest=sha256:776d0d3a6b92c6b192791a3da1253413c672e0c2eecb354c6ff61dd1c91c69c6

Observation 87f97bdc-1406-4c17-a1ac-fff40c401bcd · outbound

This paper cites Re- flexion: Language agents with verbal reinforcement learning,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Re- flexion: Language agents with verbal reinforcement learning,

Reference 23

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.727941Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.727941Z digest=sha256:5053bfe0264935d99f56ae774b93e4cd6224a857b1e5162f72b9f68aa0eb66db

Observation f409a677-c218-4e6f-ab32-6208f35b5dc8 · outbound

This paper cites Benchmarking large language models for auto- mated verilog rtl code generation,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Benchmarking large language models for auto- mated verilog rtl code generation,

Reference 24

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:58.497036Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.794528Z digest=sha256:66826e79ff168259942b01d249a6f0255883939bcc91b3d6351fe6e43e4270ff

Observation 7ea820d9-f01f-43a0-8713-1cbadae826d7 · outbound

This paper cites Verigen: A large language model for verilog code generation,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Verigen: A large language model for verilog code generation,

Reference 25

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.851537Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.851537Z digest=sha256:60ba4655215f95b74df0a2c40adb6a46e5264c1aea612d38b24edf35e624fe46

Observation f28a7c21-20e0-47b4-b50a-13225673cea5 · outbound

This paper cites Au- tochip: Automating hdl generation using llm feedback,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Au- tochip: Automating hdl generation using llm feedback,

Reference 26

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:58.336965Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.900289Z digest=sha256:ee8457852e679c237099aec7b8790c08631080c6a31646b2ae346a3e0635665c

Observation 9875b5b5-c6f2-4275-8bd1-797450ff3939 · outbound

This paper cites Rtlfixer: Automatically fixing rtl syntax errors with large language model,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Rtlfixer: Automatically fixing rtl syntax errors with large language model,

Reference 27

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:56.936161Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:56.936161Z digest=sha256:a82a48ef36f160e5a718ac3071ba8f91c2f8eee6f915dd73b1698bd270bd1b88

Observation ecb76ef4-c545-4a04-b32f-732d87c31ea6 · outbound

This paper cites Chatcpu: An agile cpu design & verification platform with llm,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Chatcpu: An agile cpu design & verification platform with llm,

Reference 28

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:58.184554Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:56.991011Z digest=sha256:538eabb7801ac6535e565de39aaac2e9665cc54e7c07f0d96256f1ebb9dfa2e1

Observation fabc9413-e807-42fa-b1ae-c05810d19465 · outbound

This paper cites Chain-of-thought prompting elicits reasoning in large language models,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Chain-of-thought prompting elicits reasoning in large language models,

Reference 29

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:57.052960Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:57.052960Z digest=sha256:0aece2aa87e6a01e36dfa8ae8911b650463c65197131ff244630058470f64175

Observation 7b72a98a-03a0-48e7-b0a8-dc30372cd148 · outbound

This paper cites Vgv: Verilog generation using visual capabilities of multi-modal large language models,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Vgv: Verilog generation using visual capabilities of multi-modal large language models,

Reference 30

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:57.111182Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:57.111182Z digest=sha256:d46098de745e65c130e49de9b1302e476f9834849b69d2655d7d73a008459abd

Observation 0f75b9a2-f502-450f-9a74-132252daa582 · outbound

This paper cites Towards developing high performance risc-v processors using agile methodology,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Towards developing high performance risc-v processors using agile methodology,

Reference 31

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:58.030911Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:57.159275Z digest=sha256:c22ea1e7c7d933573956949064d13cb91ce3808ce12b3c10e158b80525c0a23d

Observation 88a88599-9e5a-464c-8d1f-a09e2445cc4c · outbound

This paper cites ReAct: Synergizing Reasoning and Acting in Language Models.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection ReAct: Synergizing Reasoning and Acting in Language Models

Reference 32

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:57.223973Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:57.223973Z digest=sha256:9d782cc2372b6897cef7872dee4d12ac79757d45c6391dc8ef7b0b05a44c9aa2

Observation 92678aa1-b9ed-472e-8007-06f4deb640b1 · outbound

This paper cites HDLdebugger: Streamlining HDL debugging with Large Language Models.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection HDLdebugger: Streamlining HDL debugging with Large Language Models

Reference 33

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:57.275703Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:57.275703Z digest=sha256:39ca60a546511f919fd15f7b716844176d33f1b04c24366f8aca67db42696062

Observation 07a7521a-01d5-4ff9-8b2f-b3d3512c4ad5 · outbound

This paper cites RTLRewriter: Methodologies for Large Models aided RTL Code Optimization.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection RTLRewriter: Methodologies for Large Models aided RTL Code Optimization

Reference 34

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:57.333888Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:57.333888Z digest=sha256:11186e582abfa1d5dca1bc203b0285e3a7d31866c82e0ad7eaa8c57e77f2ec1c

Observation 61b10745-c445-4e5d-9b54-443d6c851c3c · outbound

This paper cites Mg-verilog: Multi- grained dataset towards enhanced llm-assisted verilog generation,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Mg-verilog: Multi- grained dataset towards enhanced llm-assisted verilog generation,

Reference 35

Resolution
unresolved
no resolver link, observed 2026-08-07T14:11:57.387301Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-07T14:11:57.387301Z digest=sha256:808148212e1205c0feaf03801d6c9635722bd17d71eef488573843220a943fb0

Observation ed878ae0-8890-4e3c-b822-69d1f8cb30ac · outbound

This paper cites Sonicboom: The 3rd generation berkeley out-of-order machine,.

ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection Sonicboom: The 3rd generation berkeley out-of-order machine,

Reference 36

Resolution
verified fuzzy
raw_fallback, observed 2026-08-07T14:11:57.921461Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-08-07T14:11:57.447422Z digest=sha256:3db38d7ed182d07408795680d0484f24231993379e798e1eb76b321ca2a6696e

Pith citing papers

Observation cfd935a6-50f2-4b9f-b6fa-7648de69e7db · inbound

Automated SVA Generation with LLMs cites this paper.

Automated SVA Generation with LLMs ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection

Reference 8

Resolution
verified exact
arxiv_id, observed 2026-05-11T09:06:00.698428Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.

source=pdf_text observed=2026-05-10T16:14:26.057709Z digest=sha256:1d610cfb36a2ffe76a45c4506a7ab04d25e490cd406586eb888712d55e93f9db