REVIEW 1 cited by
Scalable noise characterization of syndrome-extraction circuits with averaged circuit eigenvalue sampling
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
read the original abstract
Characterising the performance of noisy quantum circuits is central to the production of prototype quantum computers and can enable improved quantum error correction that exploits noise biases identified in a quantum device. We develop a scalable noise characterisation protocol suited to characterising the syndrome extraction circuits of quantum error correcting codes, a key component of fault-tolerant architectures. Our protocol builds upon averaged circuit eigenvalue sampling (ACES), a framework for noise characterisation experiments that simultaneously estimates the Pauli error probabilities of all gates in a Clifford circuit and captures averaged spatial correlations between gates implemented simultaneously in the layers of the circuit. By rigorously analysing the performance of noise characterisation experiments in the ACES framework, we derive a figure of merit for their expected performance, allowing us to optimise their experimental design and improve the precision to which we estimate noise given fixed experimental resources. We demonstrate the scalability and performance of our protocol through circuit-level numerical simulations of the entire noise characterisation procedure for the syndrome extraction circuit of a distance-25 surface code with over 1000 qubits. Our results indicate that detailed noise characterisation methods are scalable to near-term quantum devices. We release our code in the form of the Julia package QuantumACES.
Forward citations
Cited by 1 Pith paper
-
Controller-decoder system requirements derived by implementing Shor's algorithm with surface code
Running a non-Clifford surface-code circuit requires controller-decoder latency of tens of microseconds and parallel decoding tasks; a 1000-qubit, 0.1%-error processor could factor 21 with over 90% logical fidelity.
Discussion (0). Continue with ORCID to comment.