A new optimization framework for AQFP circuits achieves full post-routing timing closure and reduces path-balancing buffers by 34% on average with only 4% frequency reduction.
SCE-NTT: A hardware accelerator for number theoretic transform using superconductor electronics
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.ET 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
qPRO-AQFP: Post-Routing Optimization of AQFP Circuits with Delay Line Clocking
A new optimization framework for AQFP circuits achieves full post-routing timing closure and reduces path-balancing buffers by 34% on average with only 4% frequency reduction.