BipBipCache achieves effective 3-cycle write latency for 6-cycle BipBip encryption by overlapping encryptor stages with tag decryption and hit detection in an embedded cache controller.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.CR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
BipBipCache: Pipeline-Aware Integration of Low-Latency Tweakable Encryption in an Embedded Cache Controller
BipBipCache achieves effective 3-cycle write latency for 6-cycle BipBip encryption by overlapping encryptor stages with tag decryption and hit detection in an embedded cache controller.