pith. sign in

hdl2v: A code translation dataset for enhanced llm verilog generation.arXiv preprint arXiv:2506.04544, 2025

1 Pith paper cite this work. Polarity classification is still indexing.

1 Pith paper citing it

fields

cs.AR 1

years

2026 1

verdicts

UNVERDICTED 1

representative citing papers

VeriPilot: An LLM-Powered Verilog Debugging Framework

cs.AR · 2026-06-22 · unverdicted · novelty 5.0

VeriPilot raises GPT-4o Verilog repair success from 54.3% to 85.71% on the CVDP benchmark by using golden-model semantic alignment and CDFG-based signal tracing.

citing papers explorer

Showing 1 of 1 citing paper.

  • VeriPilot: An LLM-Powered Verilog Debugging Framework cs.AR · 2026-06-22 · unverdicted · none · ref 37

    VeriPilot raises GPT-4o Verilog repair success from 54.3% to 85.71% on the CVDP benchmark by using golden-model semantic alignment and CDFG-based signal tracing.