PVAC mitigates RowHammer by incrementing counters on victim rows and resetting them on activation via a parallel counter subarray, avoiding PRAC's saturation and timing penalties while supporting higher hammering tolerance.
23.2 A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.CR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
PVAC: A RowHammer Mitigation Architecture Exploiting Per-victim-row Counting
PVAC mitigates RowHammer by incrementing counters on victim rows and resetting them on activation via a parallel counter subarray, avoiding PRAC's saturation and timing penalties while supporting higher hammering tolerance.