Emulation is positioned as a high-throughput pre-silicon method for exposing SoC security issues under realistic hardware/software workloads, with organized workflows, challenges, and future directions.
SeVNoC: Security validation of system-on-chip designs with NoC fabrics
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.CR 1years
2026 1verdicts
ACCEPT 1representative citing papers
citing papers explorer
-
Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
Emulation is positioned as a high-throughput pre-silicon method for exposing SoC security issues under realistic hardware/software workloads, with organized workflows, challenges, and future directions.