Citation notice #10382 · 2026-08-16 06:31:04.619596+00:00
Higher-Order Neuromorphic Ising Machines -- Autoencoders and Fowler-Nordheim Annealers are all you need for Scalability
cites Quantum Machine Intelligence7(1), 6 (2025) https://doi.org/10.1007/s42484-024-00231-7, which carries a correction notice dated 2025-03-17. One-hop deterministic notice: the citation edge exists in the Pith bibliography graph; no model judged whether the citation was load-bearing.
Citing paper Event page Original DOI Notice DOI File a formal challenge All reference changes
01Evidence
Raw extraction · citation context · bibliography index 34
: Scaling out ising machines using a multi- chip architecture for simulated bifurcation. Nature Electronics4(3), 208-217 (2021) https://doi.org/10.1038/s41928-021-00546-4 [34] Wang, H., Liu, Z., Xie, Z., Li, L., Miao, Z., Cui, W., Pan, Y.: Parallel ising annealer via gradient-based hamiltonian monte carlo. Quantum Machine Intelligence7(1), 6 (2025) https://doi.org/10.1007/s42484-024-00231-7 [35] Yamamoto, K., Kawamura, K., Ando, K., Mertig, N., Takemoto, T., Yamaoka, M., Teramoto, H., Sakai, A., Takamaeda-Yamazaki, S., Motomura, M.: Statica: A 512-spin 0.25m-weight annealing processor with an all-spin-updates-at-once architecture for combinatorial optimization with complete spin-spin interactions. IEEE Journal of Solid-State Circuits56(1), 165-178 (2021) https://doi.
Parser render (TeX stripped for reading; raw above is the evidence)
: Scaling out ising machines using a multi- chip architecture for simulated bifurcation. Nature Electronics4(3), 208-217 (2021) https://doi.org/10.1038/s41928-021-00546-4 [34] Wang, H., Liu, Z., Xie, Z., Li, L., Miao, Z., Cui, W., Pan, Y.: Parallel ising annealer via gradient-based hamiltonian monte carlo. Quantum Machine Intelligence7(1), 6 (2025) https://doi.org/10.1007/s42484-024-00231-7 [35] Yamamoto, K., Kawamura, K., Ando, K., Mertig, N., Takemoto, T., Yamaoka, M., Teramoto, H., Sakai, A., Takamaeda-Yamazaki, S., Motomura, M.: Statica: A 512-spin 0.25m-weight annealing processor with an all-spin-updates-at-once architecture for combinatorial optimization with complete spin-spin interactions. IEEE Journal of Solid-State Circuits56(1), 165-178 (2021) https://doi
02Event
- Type
- Correction
- Source
- Crossref
- Original DOI
- 10.1007/s42484-024-00231-7
- Notice DOI
- 10.1007/s42484-025-00240-0
- Date
- 2025-03-17
- Title
- Publisher Correction: Parallel Ising annealer via gradient-based Hamiltonian Monte Carlo
- Reasons
- ['Correction']
- Work
- Quantum Machine Intelligence7(1), 6 (2025) https://doi.org/10.1007/s42484-024-00231-7 (2025) Quantum Machine Intelligence
03Dispute this notice
If this citation does not depend on the flagged claim, or the event is wrong, say so. Disputes are public. For a signed challenge against the paper itself, use the formal challenge form.