The reviewed record of science sign in
Pith

arxiv: 2009.06147 · v1 · pith:VXAFIKLI · submitted 2020-09-14 · physics.ins-det

LOCx2-130, a low-power, low-latency, 2 x 4.8-Gbps serializer ASIC for detector front-end readout

Reviewed by Pithpith:VXAFIKLIopen to challenge →

classification physics.ins-det
keywords locx2-130asicadcsdetectorfront-endgbpslow-latencylow-power
0
0 comments X
read the original abstract

In this paper, we present the design and test results of LOCx2-130, a low-power, low-latency, dual-channel transmitter ASIC for detector front-end readout. LOCx2-130 has two channels of encoders and serializers, and each channel operates at 4.8 Gbps. LOCx2-130 can interface with three types of ADCs, an ASIC ADC and two COTS ADCs. LOCx2-130 is fabricated in a commercial 130-nm CMOS technology and is packaged in a 100-pin QFN package. LOCx2-130 consumes 440 mW and achieves a latency of less than 40.7 ns.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.