The reviewed record of science sign in
Pith

arxiv: 2312.01674 · v2 · pith:ZS25G7VL · submitted 2023-12-04 · cs.LG

EDALearn: A Comprehensive RTL-to-Signoff EDA Benchmark for Democratized and Reproducible ML for EDA Research

Reviewed by Pith T0 review T1 audit T2 compute T3 formal T4 kernel pith:ZS25G7VLrecord.jsonopen to challenge →

classification cs.LG
keywords benchmarkdatadesignresearchvlsiacrosscomprehensivedatasets
0
0 comments X
read the original abstract

The application of Machine Learning (ML) in Electronic Design Automation (EDA) for Very Large-Scale Integration (VLSI) design has garnered significant research attention. Despite the requirement for extensive datasets to build effective ML models, most studies are limited to smaller, internally generated datasets due to the lack of comprehensive public resources. In response, we introduce EDALearn, the first holistic, open-source benchmark suite specifically for ML tasks in EDA. This benchmark suite presents an end-to-end flow from synthesis to physical implementation, enriching data collection across various stages. It fosters reproducibility and promotes research into ML transferability across different technology nodes. Accommodating a wide range of VLSI design instances and sizes, our benchmark aptly represents the complexity of contemporary VLSI designs. Additionally, we provide an in-depth data analysis, enabling users to fully comprehend the attributes and distribution of our data, which is essential for creating efficient ML models. Our contributions aim to encourage further advances in the ML-EDA domain.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. HighTide: An Agent-Curated Open-Source VLSI Benchmark Suite

    cs.AR 2026-06 unverdicted novelty 4.0

    HighTide presents an evolving AI-curated open-source VLSI benchmark suite spanning design languages and nodes, with Bazel-based RTL-to-GDS flows, twelve agent skills, and per-design decision logs.