pith. sign in

arxiv: cond-mat/9910258 · v1 · submitted 1999-10-17 · ❄️ cond-mat.mes-hall

Shrinking limits of silicon MOSFET's: Numerical study of 10-nm-scale devices

classification ❄️ cond-mat.mes-hall
keywords channelgatelengthdevicesnumericaloxideaccountalong
0
0 comments X
read the original abstract

We have performed numerical modeling of dual-gate ballistic n-MOSFET's with channel length of the order of 10 nm, including the effects of quantum tunneling along the channel and through the gate oxide. Our analysis includes a self-consistent solution of the full (two-dimensional) electrostatic problem, with account of electric field penetration into the heavily-doped electrodes. The results show that transistors with channel length as small as 8 nm can exhibit either a transconductance up to 4,000 mS/mm or gate modulation of current by more than 8 orders of magnitude, depending on the gate oxide thickness. These characteristics make the devices satisfactory for logic and memory applications, respectively, though their gate threshold voltage is rather sensitive to nanometer-scale variations in the channel length.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.