Pith. sign in

REVIEW 2 cited by

Pie: Pooling CPU Memory for LLM Inference

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2411.09317 v1 pith:YCCMXIU4 submitted 2024-11-14 cs.LG cs.DC

classification cs.LGcs.DC
keywords memorylatencyswappingthroughputcomputationhighachievesadaptive
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

The rapid growth of LLMs has revolutionized natural language processing and AI analysis, but their increasing size and memory demands present significant challenges. A common solution is to spill over to CPU memory; however, traditional GPU-CPU memory swapping often results in higher latency and lower throughput. This paper introduces Pie, an LLM inference framework that addresses these challenges with performance-transparent swapping and adaptive expansion. By leveraging predictable memory access patterns and the high bandwidth of modern hardware like the NVIDIA GH200 Grace Hopper Superchip, Pie enables concurrent data swapping without affecting foreground computation, expanding effective memory without added latency. Adaptive expansion dynamically adjusts CPU memory allocation based on real-time information, optimizing memory usage and performance under varying conditions. Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Context-Aware CodeLLM Eviction for AI-assisted Coding

    cs.SE 2025-06 reject novelty 5.0 of 10

    CACE, a context-aware eviction policy, cuts code-model reloads and response latency in self-hosted AI-assistant serving compared with LRU, though its future-demand factor reads the actual test workload.

  2. Towards Efficient Key-Value Cache Management for Prefix Prefilling in LLM Inference

    cs.ET 2025-05 conditional novelty 5.0 of 10

    By replaying Mooncake production traces, the authors show that KVC metadata workloads have high reuse, 86.8% sequential access, and mixed random lookups, and that existing key-value stores deliver poor, variable p99 latency.

Pith tools