Pith. sign in

REVIEW 1 cited by

DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2503.23943 v1 pith:HYS2DLD5 submitted 2025-03-31 cs.AR cs.LG

classification cs.ARcs.LG
keywords domacdifferentiablemultipliersoptimizationareabuildingdeepmacs
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Multipliers and multiply-accumulators (MACs) are fundamental building blocks for compute-intensive applications such as artificial intelligence. With the diminishing returns of Moore's Law, optimizing multiplier performance now necessitates process-aware architectural innovations rather than relying solely on technology scaling. In this paper, we introduce DOMAC, a novel approach that employs differentiable optimization for designing multipliers and MACs at specific technology nodes. DOMAC establishes an analogy between optimizing multi-staged parallel compressor trees and training deep neural networks. Building on this insight, DOMAC reformulates the discrete optimization challenge into a continuous problem by incorporating differentiable timing and area objectives. This formulation enables us to utilize existing deep learning toolkit for highly efficient implementation of the differentiable solver. Experimental results demonstrate that DOMAC achieves significant enhancements in both performance and area efficiency compared to state-of-the-art baselines and commercial IPs in multiplier and MAC designs.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers

    cs.NE 2025-07 conditional novelty 5.0 of 10

    Explicitly converting two's complement inputs to sign-magnitude before 4-bit multiplication reduces switching activity by 12.9% (logic-equivalent) to 33% (reduced range) under zero-centered input distributions.

Pith tools