Pith. sign in

REVIEW 5 major objections 5 minor 39 references

Uncovering the Influence Flow Model of Transistor Amplifiers, Its Reconstruction and Application

T0 review · 5 major / 5 minor · reviewed 2026-08-05 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read A large class of multistage transistor amplifiers can be modeled as a linear dynamic influence model, and their signal-flow graph can be reconstructed from output voltage time series using Wiener-filter-based causal discovery.

desk verdict A credible LDIM derivation for a class of transistor amplifiers, plus a useful benchmark angle, but the reconstruction claims rest on an unverified faithfulness assumption and thin validation. read the letter →

arxiv 2508.04977 v1 pith:FINSKEPB submitted 2025-08-07 eess.SY cs.SY

Mohammed Tuhin Rana , Mishfad Shaikh Veedu , Murti V. Salapaka This is my paper · ORCID
classification eess.SYcs.SY
keywords CausalDiscoveryFaultDiagnosisGraphicalModelsNetworkofDynamicSystemsReconstructionTransistorAmplifiersWienerFilterLinearInfluenceModel
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

Multistage transistor amplifiers—common-source, source-follower, cascode, and their BJT analogues—can be described as networks of dynamic systems: the voltage at each output node is a filtered sum of other output-node voltages plus a noise term, with independent noises at different nodes. The paper derives this Linear Dynamic Influence Model (an LDIM: $\hat V=\hat H\hat V+\hat\varepsilon$ with diagonal noise spectrum) directly from small-signal circuit analysis, so the transfer-matrix entries are the physical coupling paths between stages. It then shows that the influence-flow graph can be reconstructed from output voltage time series alone, using Wiener-filter separation tests inside the standard PC structure-learning algorithm. The full pipeline is demonstrated in extensive circuit simulations and on physical hardware, and a broken coupling appears in the reconstructed graph as a missing edge, which the paper uses for fault diagnosis. If the claim holds, amplifier topology and signal flow become measurable quantities rather than design documents.

What carries the argument

The load-bearing object is the Linear Dynamic Influence Model (LDIM), the representation $\hat V(\omega)=\hat H(\omega)\hat V(\omega)+\hat\varepsilon(\omega)$ in which the noise vector $\hat\varepsilon$ has a diagonal power-spectral-density matrix. The derivation first shows, stage by stage, that each output-node voltage is a linear combination of gate-driving voltages plus an aggregated transistor-noise term; substituting the RLC-block transfer functions for the gate voltages yields the closed-loop form $V(s)=H(s)V(s)+\varepsilon(s)$. The reconstruction machinery then combines two ingredients: Theorem 21, which says d-separation in the generative graph implies Wiener separation in the data,

What would settle it

Construct a two-stage amplifier with a deliberate feed-forward RLC branch parallel to a stage, tuned so the two influence paths nearly cancel over the Wiener-filter averaging band $\Psi$, and run the paper's reconstruction on simulated noise-driven voltage data. If the true stage-to-stage edge is absent from the recovered graph, faithfulness fails for that circuit. A second check on hardware is to estimate the residual noise cross-power spectral density $\Phi_{\varepsilon_i\varepsilon_j}(\omega)$: nonzero off-diagonal entries would falsify the diagonal-noise premise on which the LDIM represent

Watch

Extended reading notes

Core claim

On the paper's own terms, the discovery is that Problem 1 and Problem 2 are solvable for a large, practically relevant class of amplifiers. For any multistage circuit built from common-source, source-follower, or cascode stages connected through RLC blocks—provided there is no direct RLC path between two output ports and no direct RLC path between the gate and drain or source of the same transistor—the node voltages satisfy $\hat V(\omega)=\hat H(\omega)\hat V(\omega)+\hat\varepsilon(\omega)$ with a diagonal noise cross-power spectral density, and $\hat H_{ij}(\omega)\neq0$ exactly when stage $j$ dynamically influences stage $i$. The diagonal-noise property is what makes the system an LDIM a

Load-bearing premise

The load-bearing premise is faithfulness (Assumption 22): the algorithm treats each measured zero Wiener-filter coefficient as proof that the true circuit has no direct influence between those nodes, and the paper does not independently verify this implication for the circuits it tests.

Editorial extensions

If this is right

  • For amplifiers in the covered class, the signal-flow graph is recoverable from output voltage measurements alone, so the coupling structure no longer has to be read off a schematic.
  • Fault diagnosis becomes a graph-comparison task: an open or broken coupling removes an edge, and the paper demonstrates this on a five-stage cascode amplifier.
  • Judicious partial measurement still yields the correct structure, reducing the number of channels needed in an automated test setup.
  • The modeling applies across MOSFET and BJT implementations, so the same reconstruction pipeline transfers between device families and circuit topologies.
  • With the graph in hand, individual stage transfer functions can be identified from selected signals, enabling post-production verification of amplifier performance.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • A direct stress test follows from the paper's own assumptions: amplifiers with two parallel coupling paths whose combined transfer function cancels over the averaging band could violate faithfulness, making the method miss a real edge; such circuits would be useful benchmarks for causal-discovery algorithms.
  • Because the LDIM derivation works with node voltages and small-signal transfer relations, the same pipeline may extend from amplifiers to other modular analog blocks, such as mixers, filters, and oscillators, whose small-signal equations share the same form.
  • Tracking changes in the reconstructed transfer-matrix entries over time could localize gradual parametric drift (for example, a shift in $g_m$ or $r_{ds}$) rather than only hard open-circuit faults, which the paper does not develop.
  • The proposed fault-detection idea could be sharpened into a classifier: build a library of faulty-circuit reconstructed graphs, then match a new reconstruction against the library to name the faulty component.
Share X Bluesky LinkedIn Reddit HN

Signed reviews

No signed human review yet.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

5 major / 5 minor

Summary. The paper claims that a large class of transistor amplifiers (common-source, source-follower, and cascode stages) can be modeled as a Linear Dynamic Influence Model (LDIM), i.e., V(ω)=H(ω)V(ω)+ε(ω) with diagonal noise PSD. The authors derive the entries of H(ω) from small-signal circuit analysis (Section III-F) under assumptions of high input impedance, negligible gate noise, and noiseless passives. They then solve Problem 2 by applying the PC algorithm with a Wiener-separation oracle to voltage time-series data, and demonstrate the approach in Cadence simulations (9-stage mesh, 5-stage cascode, BJT circuits) and in hardware experiments on MOSFET and BJT amplifiers. A fault-diagnosis application is also presented (Section VI). The central claim is that the generative graph of an amplifier can be reconstructed from measured output voltages alone, with correctness shown qualitatively in the presented examples.

Significance. If the claims are established, the paper makes a novel and valuable connection between circuit theory and causal discovery. The derivation of an LDIM from transistor small-signal models is systematic, and the inclusion of hardware experiments is a strength. The potential to use amplifier circuits as a benchmark platform for causal inference algorithms is timely and useful. However, the significance is currently moderated by gaps in the theoretical justification of the reconstruction procedure (faithfulness, stability) and by the lack of quantitative validation metrics.

major comments (5)
  1. [Section II-B, Assumption 22 and Sections IV-V] The faithfulness assumption (Assumption 22) is load-bearing for Problem 2 but is not verified for the derived H(s) or for the finite-sample Wiener-separation oracle. The paper reports a single threshold ρ per experiment (e.g., 0.05, 0.064) with no sensitivity analysis. If two parallel paths cancel near the measured band, or if finite-sample errors reduce the average Wiener-filter magnitude below ρ, the oracle can report a false separation, causing the PC algorithm to drop a true edge. This would directly corrupt the fault-diagnosis application in Section VI. The authors should provide threshold-sensitivity studies, statistical margins, or a theoretical check of faithfulness for the circuit class.
  2. [Section III-F, Eqs. (11) and (16)] The denominator of Hk(s) is printed as 1 + Σ_{j∈Q_d} T_j(s) + Σ_{j∈Q_d} S_j(s), with both sums over Q_d. The second sum should be over Q_s (source-follower devices), since S_j is defined only for CD stages (Eq. 14). As written, the formula is semantically inconsistent and would mix CS and CD terms incorrectly. The same error appears in Eq. (16) for P_k. This is in the central derivation and must be corrected.
  3. [Section III-F, Eqs. (22)-(24)] The paper never discusses the invertibility and stability of (I-H). To write V = (I-H)^{-1} ε and to justify the LDIM as a well-posed stochastic process, (I-H) must be invertible on the unit circle with a stable inverse. This is a standard requirement in the LDIM literature (e.g., [14]). Without this condition, the spectral representation V(ω) = H(ω)V(ω)+ε(ω) may not correspond to a causal, stable network. The authors should state and verify this condition for the derived H(s).
  4. [Sections IV and V] The reconstruction results are only described qualitatively as "accurate" or "correct". No quantitative metrics (precision/recall, Hamming distance to the true graph) or variability across noise realizations, thresholds, or frequency ranges are reported. Given that the PC algorithm's output depends on the Wiener-separation oracle and the threshold ρ, the empirical evidence is not yet compelling. The authors should report error bars, confusion counts, or at least a table of thresholds and frequency ranges Ψ used in each experiment.
  5. [Remark 38 and Sections IV-V] Remark 38 states that Assumptions 34-36 (high input impedance, negligible gate noise, noiseless passives) are relaxed in the simulations and experiments. In particular, the simulations deliberately include noisy resistors. This means the measured data do not exactly satisfy the diagonal-noise PSD requirement of the LDIM, yet the theoretical guarantees of Theorem 21 and Assumption 22 rely on that requirement. The paper should either extend the theory to cover the relaxed settings or provide a robustness analysis showing that the reconstruction is insensitive to these violations.
minor comments (5)
  1. [Definition 11 and Algorithm 1] The word "collider" is misspelled as "collier" in Definition 11 and in Algorithm 1. Please correct.
  2. [Section III-F] The text contains a typo: "suncircuit-A" should be "subcircuit-A".
  3. [Section III-G] The text "Nest we turn to a different type" should be "Next we turn...".
  4. [Section II-B and experimental sections] The frequency range Ψ used for averaging the Wiener filters is defined in Section II but never specified for any of the simulations or experiments. Since ρ and Ψ together determine the separation test, please report Ψ for each experiment.
  5. [Equations (5)-(7)] The subscript notation is inconsistent: Vlo appears instead of V_{l0} in several equations. Please unify the notation.

Circularity Check

0 steps flagged · score 0.0 of 10

No significant circularity: the LDIM is derived from circuit analysis and the reconstruction is validated against an independently defined generative graph; the faithfulness assumption is a correctness risk, not a circular input.

full rationale

The paper's derivation of the LDIM (Problem 1) is a circuit-theoretic derivation: equations (5)-(21) express the output node voltage as a linear combination of other node voltages plus a noise term, with explicit transfer functions H_k(s) and H_{lolm}(s) obtained from small-signal models and RLC-block analysis. These expressions are not fitted to the reconstruction output; they are derived from KCL/KVL. The reconstruction (Problem 2) uses the PC algorithm with a Wiener-separation oracle, and the simulated/experimental ground-truth graphs are defined by the circuit topology / derived H matrix, not by the reconstructed graph. Thresholds rho are tuning parameters for the oracle, not parameters of the target result. The faithfulness Assumption 22 (wsep => dsep) is an unproven postulate and a legitimate correctness risk, especially because Remark 38 states Assumptions 34-36 are relaxed in the simulations, but it is not a circular step: it is not derived from the target result, is not a fitted prediction, and the paper does not use it to force the reconstructed graph. The citations to [14], [27], [30], [31] are self-citations, but they provide mathematical results and algorithms with stated assumptions; the central contribution of applying them to transistor amplifiers is independent of those citations. Thus no load-bearing step reduces by construction to its own inputs.

Assumptions & free parameters 2 free parameters · 9 assumptions · 0 invented entities

The LDIM representation is obtained under a specific set of structural and noise assumptions (unilateral flow, high input impedance, independent transistor noise, faithfulness). The reconstruction additionally depends on tuning hyperparameters. These assumptions are the 'free' inputs the paper pulls from circuit design practice and prior causal-discovery work; they are reasonable for the demonstrated circuits but not guaranteed for the claimed 'large class'.

free parameters (2)
  • Wiener separation threshold rho = 0.05, 0.064, 0.033, 0.028, 0.03 depending on experiment
    Chosen separately for each simulation and hardware run; there is no principled rule for selecting it, and it directly controls which graph edges are accepted or rejected.
  • Wiener filter averaging frequency range Psi = not specified
    The paper states that Wiener filter magnitudes are averaged over a frequency range Psi but never gives the range or number of frequency points, leaving a tunable hyperparameter that affects separation decisions.
assumptions (9)
  • domain assumption Assumption 29: There is no direct RLC path between two transistors' output ports.
    Enforces unilateral flow and the DAG structure of the generative graph; violations (feedback) break the LDIM representation.
  • domain assumption Assumption 31: There is no direct RLC path between gate and drain or gate and source of the same transistor.
    Prevents local feedback within a stage, again ensuring the signal-flow graph is acyclic.
  • domain assumption Assumption 34: The transistor amplifier stages have high input impedance.
    Used to approximate RLC block output ports as open, giving the gate-voltage relation V_gk = Z_k V_lj. Remark 38 says this is relaxed in simulations and experiments.
  • domain assumption Assumption 35: The gate noise of the transistors is negligible.
    Used to simplify the noise model; relaxed in experiments but assumed in the derivation.
  • domain assumption Assumption 36: The passive components are noiseless or produce negligible noise.
    Ensures that only transistor noise appears in epsilon, making the noise PSD diagonal. The simulations make all resistors noisy, so the diagonal-PSD condition is not exactly satisfied in the validation.
  • domain assumption Assumption 39: The noise processes of the transistors are independent.
    Used to prove that the cross-PSD of epsilon_l and epsilon_m is zero. Real transistor noises are not perfectly independent but are treated as such.
  • domain assumption Assumption 22 (faithfulness): d-separation is equivalent to Wiener separation for the LDIM.
    The PC algorithm uses Wiener separation as a d-separation oracle. Faithfulness is asserted, not verified, and parameter cancellations in the circuit could violate it.
  • domain assumption Small-signal operation: transistors are biased in saturation and the small-signal noise equivalent model is valid.
    The entire derivation is in the s-domain using linear small-signal models; large-signal or switching behavior is outside the model.
  • standard math The transfer matrix (I-H) is invertible and the resulting network is stable.
    Needed to give the LDIM representation V = H V + epsilon a well-defined solution; not explicitly proven beyond the unilateral structure assumed.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Uncovering the Influence Flow Model of Transistor Amplifiers, Its Reconstruction and Application." pith.science (2026). https://pith.science/paper/FINSKEPB

@misc{pith2026250804977,
  author       = {Pith},
  title        = {Pith review of: Uncovering the Influence Flow Model of Transistor Amplifiers, Its Reconstruction and Application},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/FINSKEPB}},
  note         = {Machine review of arXiv:2508.04977}
}
read the original abstract

Multistage transistor amplifiers can be effectively modeled as network of dynamic systems where individual amplifier stages interact through couplings that are dynamic in nature. Using circuit analysis techniques, we show that a large class of transistor amplifiers can be modeled as Linear Dynamic Influence Model (LDIM), where the interactions between different amplifier stages are modeled as linear dynamic equations. LDIM modeling of transistor circuits leads to application of data-driven network reconstruction techniques to characterize stage interactions and identify faults and critical circuit parameters efficiently. Employing graphical modeling techniques and Wiener filtering, we demonstrate that the network structure can be reconstructed solely from voltage time-series measurements sampled at specified points in the circuit. The efficacy of these network reconstruction methods in multistage amplifiers is demonstrated through extensive simulations involving multiple amplifier circuits in Cadence, as well as experimental results on physical hardware. The ability to infer network structure directly from measurement data offers designers and users efficient tools to design, analyze, and debug amplifier circuits. To demonstrate the utility of network reconstruction in multistage amplifier circuits, a fault diagnosis method leveraging these techniques is presented.

Figures

Figures reproduced from arXiv: 2508.04977 by the authors.

Figure 2
Figure 2. In either case, we represent the portion inside the box [PITH_FULL_IMAGE:figures/full_fig_p004_2.png] view at source ↗
Figure 1
Figure 1. (a) 2 dimensional structure of MOSFET. (b) Small signal noise [PITH_FULL_IMAGE:figures/full_fig_p005_1.png] view at source ↗
Figure 2
Figure 2. MOSFET in common source and common drain mode and its [PITH_FULL_IMAGE:figures/full_fig_p005_2.png] view at source ↗
Figures from the paper (11 more)
Figure 3
Figure 3. Figure 3: Circuit layout around an output node l0; (a) shows detailed connec￾tions, (b) shows the transistors and the output nodes that influence the voltage at l0. as shown in [PITH_FULL_IMAGE:figures/full_fig_p006_3.png]
Figure 6
Figure 6. Figure 6: An RLC block with input and output ports shown. [PITH_FULL_IMAGE:figures/full_fig_p007_6.png]
Figure 5
Figure 5. Figure 5: Small signal noise equivalent of multiple FETs in a common source [PITH_FULL_IMAGE:figures/full_fig_p007_5.png]
Figure 7
Figure 7. Figure 7: A cascode amplifier with its symbolic representation. [PITH_FULL_IMAGE:figures/full_fig_p008_7.png]
Figure 8
Figure 8. Figure 8: (a) An example circuit to illustrate modeling approach (b) graphical [PITH_FULL_IMAGE:figures/full_fig_p009_8.png]
Figure 9
Figure 9. Figure 9: (a) An amplifier circuit with 9 output nodes connected in a mesh like network, (b) generative structure for the circuit, (c) reconstructed graph, (d) generative structure for the circuit with partial measurements, (e) reconstructed graph with partial measurements. be i…
Figure 10
Figure 10. Figure 10: (a) A network of 5 cascode stages in a chain like layout, (b) generative structure for the circuit, (c) reconstructed graph. to verify the Wiener separation condition with a threshold of ρ = 0.05. The result obtained from the reconstruction algorithm is shown in Fig. …
Figure 11
Figure 11. Figure 11: (a) A network of BJT amplifier stages, (b) generative structure for [PITH_FULL_IMAGE:figures/full_fig_p010_11.png]
Figure 13
Figure 13. Figure 13: PCB with HUT, low noise power supply, and measurement circuit [PITH_FULL_IMAGE:figures/full_fig_p011_13.png]
Figure 14
Figure 14. Figure 14: (a) MOSFET Amplifier circuit under test, (b) its generative graph, [PITH_FULL_IMAGE:figures/full_fig_p011_14.png]
Figure 16
Figure 16. Figure 16: (a) A network of 5 cascode stages with fault, (b) generative structure for the circuit, (c) reconstructed graph. Consider the five-stage cascode amplifier network of Section-IV but this time with an open circuit fault as shown in Fig. 16a. Intuitively, the fault in th…

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

39 extracted references · 38 canonical work pages

  1. [14]

    Signal selection for estimation and identification in networks of dynamic systems: A graphical model approach,

    D. Materassi and M. V . Salapaka, “Signal selection for estimation and identification in networks of dynamic systems: A graphical model approach,” IEEE Transactions on Automatic Control , vol. 65, no. 10, pp. 4138–4153, 2020

    work page 2020

  2. [1]

    Razavi and R

    B. Razavi and R. Behzad, RF microelectronics. Prentice hall New York, 2012, vol. 2

    work page 2012

  3. [2]

    Razavi, Design Of Analog Cmos Integrated Circuit

    B. Razavi, Design Of Analog Cmos Integrated Circuit . McGraw Hill New York, 2001

    work page 2001

  4. [3]

    Iip2-calibration-free receiver front end with notch-filtered low-noise transconductance amplifier for 5g new radio cellular applications,

    D. Lee, S. Yun, and K. Kwon, “Iip2-calibration-free receiver front end with notch-filtered low-noise transconductance amplifier for 5g new radio cellular applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 7, pp. 3110–3119, 2024

    work page 2024

  5. [4]

    Hetero- geneously integrated filtering power amplifier for radio determination satellite service,

    X.-S. Liufu, J.-X. Xu, L. Xu, K. Xuan, and X. Y . Zhang, “Hetero- geneously integrated filtering power amplifier for radio determination satellite service,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 9, pp. 3283–3287, 2023

    work page 2023

  6. [5]

    A compact variable gain amplifier with continuous time- gain compensation using systematic predistorted gain control,

    J.-Y . Um, “A compact variable gain amplifier with continuous time- gain compensation using systematic predistorted gain control,” IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 69, no. 2, pp. 274–278, 2022

    work page 2022

  7. [6]

    Low-power fully integrated and tunable cmos rf wireless receiver for ism band consumer applica- tions,

    S. Li, H.-S. Kao, C.-P. Chen, and C.-C. Su, “Low-power fully integrated and tunable cmos rf wireless receiver for ism band consumer applica- tions,” IEEE Transactions on Circuits and Systems I: Regular Papers , vol. 52, no. 9, pp. 1758–1766, 2005

    work page 2005

  8. [7]

    Analysis and design of a cmos lna with transformer-based integrated notch filter for ku-band satellite com- munications,

    J. Zhang, D. Zhao, and X. You, “Analysis and design of a cmos lna with transformer-based integrated notch filter for ku-band satellite com- munications,” IEEE Transactions on Microwave Theory and Techniques, vol. 70, no. 1, pp. 790–800, 2022

    work page 2022

Show all 39 references
  1. [8]

    High- efficiency cellular power amplifiers based on a modified ldmos process on bulk silicon and silicon-on-insulator substrates with integrated power management circuitry,

    A. Tombak, D. C. Dening, M. S. Carroll, J. Costa, and E. Spears, “High- efficiency cellular power amplifiers based on a modified ldmos process on bulk silicon and silicon-on-insulator substrates with integrated power management circuitry,” IEEE Transactions on Microwave Theory...

    2012

  2. [9]

    40-gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18- µm cmos,

    J.-C. Chien and L.-H. Lu, “40-gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18- µm cmos,” IEEE Journal of Solid-State Circuits, vol. 42, no. 12, pp. 2715–2725, 2007

    2007

  3. [10]

    120-ghz 8-stage broadband amplifier with quantitative stagger tuning technique,

    T. H. Jang, K. P. Jung, J.-S. Kang, C. W. Byeon, and C. S. Park, “120-ghz 8-stage broadband amplifier with quantitative stagger tuning technique,” IEEE Transactions on Circuits and Systems I: Regular Papers , vol. 67, no. 3, pp. 785–796, 2020

    2020

  4. [11]

    Modular cell biology: retroactivity and insulation,

    D. Del Vecchio, A. J. Ninfa, and E. D. Sontag, “Modular cell biology: retroactivity and insulation,” Molecular systems biology , vol. 4, no. 1, p. 161, 2008

    2008

  5. [12]

    Esti- mating the directed information to infer causal relationships in ensemble neural spike train recordings,

    C. J. Quinn, T. P. Coleman, N. Kiyavash, and N. G. Hatsopoulos, “Esti- mating the directed information to infer causal relationships in ensemble neural spike train recordings,” Journal of computational neuroscience , vol. 30, pp. 17–44, 2011

    2011

  6. [13]

    R. N. Mantegna and H. E. Stanley, Introduction to econophysics: correlations and complexity in finance . Cambridge university press, 1999

    1999

  7. [15]

    Causal discovery in electronic circuits and its application in fault diagnosis,

    M. T. Rana, S. Chakraborty, and M. V . Salapaka, “Causal discovery in electronic circuits and its application in fault diagnosis,” in 2023 62nd IEEE Conference on Decision and Control (CDC) . IEEE, 2023, pp. 8223–8228

    2023

  8. [16]

    A survey on fault diagnosis of analog circuits: Taxonomy and state of the art,

    D. Binu and B. Kariyappa, “A survey on fault diagnosis of analog circuits: Taxonomy and state of the art,” AEU - International Journal of Electronics and Communications , vol. 73, pp. 68–83, 2017

    2017

  9. [17]

    Fault diagnosis of analog circuits with model-based technique,

    M. Catelani and S. Giraldi, “Fault diagnosis of analog circuits with model-based technique,” in IEEE Instrumentation and Measurement Technology Conference, vol. 1, 1998, pp. 501–504 vol.1

    1998

  10. [18]

    Soft fault diagnosis of analog circuit based on particle swarm optimization,

    L. Zhou and Y . Shi, “Soft fault diagnosis of analog circuit based on particle swarm optimization,” in 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis , 2009, pp. 1–4

    2009

  11. [19]

    Analog fault diagnosis of actual circuits using neural networks,

    F. Aminian, M. Aminian, and H. Collins, “Analog fault diagnosis of actual circuits using neural networks,” IEEE Transactions on Instru- mentation and Measurement , vol. 51, no. 3, pp. 544–550, 2002

    2002

  12. [20]

    Fault diagnosis for analogy circuits based on support vector machines,

    Y . Gu, Z. Hu, and T. Liu, “Fault diagnosis for analogy circuits based on support vector machines,” in 2009 International Conference on Wireless Networks and Information Systems , 2009, pp. 197–200

    2009

  13. [21]

    Spirtes, C

    P. Spirtes, C. Glymour, and R. Scheines, Causation, Prediction, and Search, 2nd ed. The MIT Press, 2000

    2000

  14. [22]

    The causality for climate competition,

    J. Runge, X.-A. Tibau, M. Bruhns, J. Mu ˜noz Mar ´ı, and G. Camps- Valls, “The causality for climate competition,” in Proceedings of the NeurIPS 2019 Competition and Demonstration Track , ser. Proceedings of Machine Learning Research, H. J. Escalante and R. Hadsell, Eds., vol....

    2019

  15. [23]

    Inferring causation from time series in earth system sciences,

    J. Runge, S. Bathiany, E. Bollt, G. Camps-Valls, D. Coumou, E. Deyle, C. Glymour, M. Kretschmer, M. D. Mahecha, J. Mu ˜noz-Mar´ı et al. , “Inferring causation from time series in earth system sciences,” Nature communications, vol. 10, no. 1, p. 2553, 2019

    2019

  16. [24]

    Low-noise broadband cmos tia based on multi-stage stagger-tuned amplifier for high-speed high-sensitivity optical communi- cation,

    D. Li, M. Liu, S. Gao, Y . Shi, Y . Zhang, Z. Li, P. Y . Chiang, F. Maloberti, and L. Geng, “Low-noise broadband cmos tia based on multi-stage stagger-tuned amplifier for high-speed high-sensitivity optical communi- cation,” IEEE Transactions on Circuits and Systems I: Regular...

    2019

  17. [25]

    A 110–180 ghz broadband amplifier in 65-nm cmos process,

    P.-H. Chen, J.-C. Kao, T.-L. Yu, Y .-W. Hsu, Y .-M. Teng, G.-W. Huang, and H. Wang, “A 110–180 ghz broadband amplifier in 65-nm cmos process,” in 2013 IEEE MTT-S International Microwave Symposium Digest (MTT), 2013, pp. 1–3

    2013

  18. [26]

    98 mw 10 gbps wireless transceiver chipset with d-band cmos circuits,

    M. Fujishima, M. Motoyoshi, K. Katayama, K. Takano, N. Ono, and R. Fujimoto, “98 mw 10 gbps wireless transceiver chipset with d-band cmos circuits,” IEEE Journal of Solid-State Circuits, vol. 48, no. 10, pp. 2273–2284, 2013

    2013

  19. [27]

    On the problem of reconstructing an unknown topology via locality properties of the wiener filter,

    D. Materassi and M. V . Salapaka, “On the problem of reconstructing an unknown topology via locality properties of the wiener filter,” IEEE transactions on automatic control , vol. 57, no. 7, pp. 1765–1777, 2012

    2012

  20. [28]

    Pearl, M

    J. Pearl, M. Glymour, and N. P. Jewell, Causal Inference in Statistics: A Primer. Wiley, 2016

    2016

  21. [29]

    Estimating high-dimensional directed acyclic graphs with the pc-algorithm

    M. Kalisch and P. B ¨uhlman, “Estimating high-dimensional directed acyclic graphs with the pc-algorithm.” Journal of Machine Learning Research, vol. 8, no. 3, 2007

    2007

  22. [30]

    Reconstruction of directed acyclic networks of dynamical systems,

    D. Materassi and M. V . Salapaka, “Reconstruction of directed acyclic networks of dynamical systems,” in 2013 American Control Conference. IEEE, 2013, pp. 4687–4692

    2013

  23. [31]

    Causal structure recovery of linear dynamical systems: An fft based approach,

    M. S. Veedu, J. Melbourne, and M. V . Salapaka, “Causal structure recovery of linear dynamical systems: An fft based approach,” arXiv preprint arXiv:2309.02571, 2023

    2023 arXiv

  24. [32]

    R. E. Thomas, A. J. Rosa, and G. J. Toussaint, The analysis and design of linear circuits . John Wiley & Sons, 2016

    2016

  25. [33]

    C. D. Motchenbacher, J. A. Connelly et al., Low-noise electronic system design. Wiley New York, 1993, vol. 269

    1993

  26. [34]

    Boylestad and L

    R. Boylestad and L. Nashelsky, Electronic devices and circuit theory . Prentice Hall, 2014

    2014

  27. [35]

    120-ghz 8-stage broadband amplifier with quantitative stagger tuning technique,

    T. H. Jang, K. P. Jung, J.-S. Kang, C. W. Byeon, and C. S. Park, “120-ghz 8-stage broadband amplifier with quantitative stagger tuning technique,” IEEE Transactions on Circuits and Systems I: Regular Papers , vol. 67, no. 3, pp. 785–796, 2019

    2019

  28. [36]

    Analysis and design of a multistage cmos band-pass low- noise preamplifier for ultrawideband rf receiver,

    S. R. Hasan, “Analysis and design of a multistage cmos band-pass low- noise preamplifier for ultrawideband rf receiver,” IEEE transactions on very large scale integration (VLSI) systems , vol. 18, no. 4, pp. 638–651, 2009

    2009

  29. [37]

    P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and design of analog integrated circuits . John Wiley & Sons, 2024

    2024

  30. [38]

    Transfer-function realizability of multiport rlc transformerless grounded networks,

    A. Fialkow, D. Hazony, P. Kodali, and T. Zeren, “Transfer-function realizability of multiport rlc transformerless grounded networks,” IEEE Transactions on Circuit Theory , vol. 11, no. 1, pp. 73–79, 1964. 14 Mohammed Tuhin Rana (Graduate Student Mem- ber, IEEE) received his B....

    1964

  31. [2024]

    His research interests include optimization, system identification, estimation theory, information theory, and statistical learning. Murti V . Salapaka (Fellow, IEEE) received the bachelor’s degree in mechanical engineering from the Indian Institute of Technology, Madras, in 1...

    1991

Pith tools

Reviewed August 5, 2026 · model on record in the stance chip above.