Pith. sign in

REVIEW 2 major objections 2 minor 210 references

Chips in the Flatland : 2D Semiconductors for Future Computing Electronic

T0 review · 2 major / 2 minor · reviewed 2026-06-29 · grok-4.3

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗

Pith's one-line read Multiscale compact modeling is the required bridge to turn 2D semiconductor transistors into functional integrated circuits.

desk verdict This review organizes literature on 2D semiconductor devices to circuits but adds no new results and rests its modeling emphasis on untested assumptions about cited milestones. read the letter →

arxiv 2605.26555 v1 pith:HDOIJHMO submitted 2026-05-26 physics.app-ph

Narin Trakarnvanich , Mitra Sanchali , Tong Su , Haiyu Meng , Jing Lu , Kah-Wee Ang , Lain-Jong Li , Chit Siong Lau
show 1 more author
Yee Sin Ang
This is my paper · ORCID
classification physics.app-ph
keywords 2Dsemiconductorsfield-effecttransistorscompactmodelingintegratedcircuitsRISC-VmonolithicCMOSAngstromeracomputingelectronicdesignautomation
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

The paper reviews the development of 2D semiconductor field-effect transistors from basic Boolean logic to complex chip architectures such as RISC-V and monolithic CMOS microprocessors. It argues that device-level performance has advanced but circuit-level integration has not, leaving a gap that prevents proof-of-concept devices from becoming working chips. The central position is that multiscale compact modeling, covering semiclassical, quantum-hybrid, and data-driven methods, supplies the missing connection to electronic design automation tools. This matters because it directly addresses how to move 2D materials into scalable manufacturing for Angstrom-era computing. The review also maps current bottlenecks in both fabrication and design flows to guide that translation.

What carries the argument

Multiscale compact modeling (semiclassical, quantum-hybrid, and data-driven approaches) that links device physics to electronic design automation workflows.

What would settle it

A working 2D-material microprocessor fabricated and verified without multiscale compact modeling, or a clear failure to reach functional integration even after deploying such models due to unaccounted physical effects.

Watch

Extended reading notes

Core claim

The review tracks the evolution of 2D semiconductor FETs from basic logic families and standard cells to complex chip architectures including recent RISC-V and monolithic CMOS microprocessors, while establishing multiscale compact modeling as the indispensable link between device physics and electronic design automation workflows for scalable chip development, and summarizing breakthroughs alongside fab and fabless bottlenecks.

Load-bearing premise

The cited milestones in RISC-V and monolithic CMOS processors using 2D materials are representative enough to guide general translation strategies, and the main barriers are fab and fabless issues rather than unresolved material or integration physics.

Editorial extensions

If this is right

  • Milestones demonstrate that 2D materials can support complex processor architectures beyond single transistors.
  • Compact modeling enables the use of standard EDA tools for 2D-based chip design.
  • Mapping fab and fabless bottlenecks identifies concrete next steps for scaling.
  • The overall path supports 2D semiconductors as candidates for Angstrom-era computing.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • If compact models reach sufficient accuracy, they could shorten the timeline from material discovery to tape-out of small circuits.
  • The same modeling strategy might extend to hybrid 2D-silicon stacks or other emerging channel materials.
  • A practical test would be to extract parameters from a specific 2D FET and simulate a small logic block to check agreement with measured behavior.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit.

Referee Report

2 major / 2 minor

Summary. This review paper tracks the development of 2D semiconductor FETs from basic Boolean logic and standard cells through to complex chip architectures, citing recent RISC-V and monolithic CMOS microprocessor milestones. It positions multiscale compact modeling (semiclassical, quantum-hybrid, and data-driven) as the indispensable bridge between device physics and EDA workflows, while identifying fab and fabless bottlenecks as the primary barriers preventing translation of high-performance transistors into functional chips.

Significance. If the cited milestones are representative and the modeling emphasis is substantiated, the review could usefully organize the literature on scaling 2D devices to circuits and motivate targeted research on compact models. However, its value as a bridge document is limited by the absence of quantitative case studies linking specific modeling advances to the cited chip-level demonstrations.

major comments (2)
  1. [Abstract] Abstract: The central claim that multiscale compact modeling constitutes the 'necessary link' and 'indispensable role' for scalable chip development rests on the cited RISC-V and monolithic CMOS milestones as evidence of translation progress. No section in the provided abstract or structure demonstrates that these milestones have reached a stage where modeling (rather than contact resistance, dielectric integration, or variability) is the rate-limiting step, weakening the bottleneck diagnosis.
  2. [Abstract] Abstract: The review asserts that 'translating these nanodevices into fully functional integrated circuits remains a largely uncharted frontier' and that fab/fabless trajectories are the primary barriers. This framing is load-bearing for the call to action, yet the abstract provides no explicit comparison showing that the cited milestones are limited by modeling gaps versus fundamental material or integration physics issues outside the review's scope.
minor comments (2)
  1. [Title] Title: 'Future Computing Electronic' appears incomplete or typographically inconsistent with standard phrasing ('Electronics').
  2. [Abstract] Abstract: 'semi-conductor' uses an inconsistent hyphenation compared to the standard 'semiconductor' used elsewhere in the abstract.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for the constructive comments on our review manuscript. We address the two major comments on the abstract point by point below and agree that targeted revisions to the abstract will better substantiate the positioning of multiscale compact modeling.

read point-by-point responses

  1. Referee: [Abstract] Abstract: The central claim that multiscale compact modeling constitutes the 'necessary link' and 'indispensable role' for scalable chip development rests on the cited RISC-V and monolithic CMOS milestones as evidence of translation progress. No section in the provided abstract or structure demonstrates that these milestones have reached a stage where modeling (rather than contact resistance, dielectric integration, or variability) is the rate-limiting step, weakening the bottleneck diagnosis.

    Authors: We acknowledge that the abstract, as currently worded, does not explicitly demonstrate through comparison that modeling has become the rate-limiting step versus other integration challenges. The manuscript reviews the cited milestones to illustrate progress from devices to circuits and argues, based on the surveyed literature, that compact modeling is required to bridge to EDA workflows. To address the concern, we will revise the abstract to include a concise statement noting that the review identifies modeling gaps as a key translational barrier in the context of the milestones, while recognizing that material and integration issues also remain active areas of research. revision: yes

  2. Referee: [Abstract] Abstract: The review asserts that 'translating these nanodevices into fully functional integrated circuits remains a largely uncharted frontier' and that fab/fabless trajectories are the primary barriers. This framing is load-bearing for the call to action, yet the abstract provides no explicit comparison showing that the cited milestones are limited by modeling gaps versus fundamental material or integration physics issues outside the review's scope.

    Authors: We agree that the abstract would benefit from an explicit qualifier on the relative role of modeling versus other physics issues. The full manuscript surveys both device-level challenges and the fab/fabless bottlenecks, using the milestones to highlight the current state of translation. We will revise the abstract to add a brief clause clarifying that, while material and integration challenges persist, the review focuses on multiscale modeling as the critical link for scalable circuit design based on the reviewed works. revision: yes

Circularity Check

0 steps flagged · score 0.0 of 10

Review paper with no derivations or predictions; no circularity present

full rationale

The manuscript is a literature review that summarizes device physics, milestones in RISC-V and monolithic CMOS using 2D materials, and the role of multiscale compact modeling. It contains no original equations, first-principles derivations, fitted parameters presented as predictions, or self-referential claims. The central narrative relies on external citations for milestones and bottlenecks rather than any chain that reduces by construction to its own inputs. No load-bearing step matches any of the enumerated circularity patterns.

Assumptions & free parameters 0 free parameters · 0 assumptions · 0 invented entities

This is a review paper; it introduces no new free parameters, axioms, or invented entities. All content rests on cited prior literature.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Chips in the Flatland : 2D Semiconductors for Future Computing Electronic." pith.science (2026). https://pith.science/paper/HDOIJHMO

@misc{pith2026260526555,
  author       = {Pith},
  title        = {Pith review of: Chips in the Flatland : 2D Semiconductors for Future Computing Electronic},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/HDOIJHMO}},
  note         = {Machine review of arXiv:2605.26555}
}
read the original abstract

As transistor scaling approaches its fundamental physical limits in the Angstrom era, two-dimensional (2D) semiconductors have emerged as the promising channel material candidates for future computing. While the device physics of 2D semiconductors have been rigorously explored, translating these nanodevices into fully functional integrated circuits remains a largely uncharted frontier. This review bridges the gap between material- and device-centric breakthroughs and circuit-level chip design in 2D semiconductors, a valley of death that has so far prevented translation of high-performance individual transistors into functional chips. We track the evolution of 2D semi-conductor field-effect transistors from basic Boolean logic families and standard cells to complex chip architectures, including recent milestones in RISC-V and monolithic CMOS microprocessors. Critically, we highlight the indispensable role of multiscale compact modeling, spanning semiclassical, quantum-hybrid and data-driven approaches, as the necessary link between device physics and the electronic design automation workflows for scalable chip development. By summarizing recent breakthroughs and identifying the bottlenecks in both fab and fabless trajectories of 2D semiconductors, this review shall provide insights that motivates the translation of proof-of-concept 2D transistors into fully functional computing chips, paving a way towards future Angstrom era computing technology empowered by 2D semiconductors.

Figures

Figures reproduced from arXiv: 2605.26555 by the authors.

Figure 1
Figure 1. FIG. 1 [PITH_FULL_IMAGE:figures/full_fig_p003_1.png] view at source ↗
Figure 2
Figure 2. FIG. 2 [PITH_FULL_IMAGE:figures/full_fig_p004_2.png] view at source ↗
Figure 3
Figure 3. FIG. 3 [PITH_FULL_IMAGE:figures/full_fig_p007_3.png] view at source ↗
Figures from the paper (16 more)
Figure 4
Figure 4. Figure 4: FIG. 4 [PITH_FULL_IMAGE:figures/full_fig_p009_4.png]
Figure 5
Figure 5. Figure 5: FIG. 5 [PITH_FULL_IMAGE:figures/full_fig_p011_5.png]
Figure 6
Figure 6. Figure 6: FIG. 6 [PITH_FULL_IMAGE:figures/full_fig_p012_6.png]
Figure 7
Figure 7. Figure 7: FIG. 7 [PITH_FULL_IMAGE:figures/full_fig_p013_7.png]
Figure 8
Figure 8. Figure 8: FIG. 8 [PITH_FULL_IMAGE:figures/full_fig_p015_8.png]
Figure 9
Figure 9. Figure 9: FIG. 9 [PITH_FULL_IMAGE:figures/full_fig_p016_9.png]
Figure 10
Figure 10. Figure 10: FIG. 10 [PITH_FULL_IMAGE:figures/full_fig_p017_10.png]
Figure 11
Figure 11. Figure 11: FIG. 11 [PITH_FULL_IMAGE:figures/full_fig_p019_11.png]
Figure 12
Figure 12. Figure 12: FIG. 12 [PITH_FULL_IMAGE:figures/full_fig_p021_12.png]
Figure 13
Figure 13. Figure 13: FIG. 13 [PITH_FULL_IMAGE:figures/full_fig_p022_13.png]
Figure 14
Figure 14. Figure 14: FIG. 14 [PITH_FULL_IMAGE:figures/full_fig_p023_14.png]
Figure 15
Figure 15. Figure 15: FIG. 15 [PITH_FULL_IMAGE:figures/full_fig_p026_15.png]
Figure 16
Figure 16. Figure 16: FIG. 16 [PITH_FULL_IMAGE:figures/full_fig_p028_16.png]
Figure 17
Figure 17. Figure 17: FIG. 17 [PITH_FULL_IMAGE:figures/full_fig_p030_17.png]
Figure 18
Figure 18. Figure 18: FIG. 18 [PITH_FULL_IMAGE:figures/full_fig_p032_18.png]
Figure 19
Figure 19. Figure 19: FIG. 19 [PITH_FULL_IMAGE:figures/full_fig_p034_19.png]

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

210 extracted references · 7 canonical work pages

  1. [1]

    Data-driven compact modelling The data-driven approach represents an emerging methodology for the compact modelling of 2D semi- conductors. Instead of explicitly formulating device behavior from material physics and transport models, data-driven compact modelling uses machine-learning (ML) models trained on numerical simulation or ex- perimental measureme...

  2. [2]

    (b, c) Performance projection of Si and 2D SRAM [81] (b) Schematic of 6T SRAM (c) Si and 2D SRAM performance from various technology node (d, e) Performance projection of Si and 2D GAAFET SRAM [179] (d) Illustration of GAAFET SRAM (e) Si, 2D SRAM, 2D SRAM with optimization, and 2D nanosheet SRAM performance By combining device-level geometric inputs with ...

  3. [3]

    2D supremacy

    [Fig. 16(b)] indicate that 2D-semiconductor-based SRAMs can achieve improved timing characteristics com- pared to silicon counterparts. Read-access time improves with technology scaling, reaching up to 16% improvement at the 1 nm node [Fig. 16(c)]. Write time and dynamic power exhibit their greatest improvements, i.e. 72% and 60%, respectively, around the...

    2012

  4. [4]

    More Moore

    (Ref.c) CMOS OISC 2D computer [67] (Ref.d) Towards-foundry 2D microprocessor [158] critically, at the system level, fault-tolerant chip design should also form a crucial principle for ensuring the relia- bility of complex circuits and failure-sensitive chips [55]. For silicon, many design techniques have been adopted to overcome yield challenges. A common...

    2017

  5. [5]

    Auth and A

    C. Auth and A. Shankar, Evolution of Transistors: Humble Beginnings to the Ubiquitous Present, IEEE Solid-State Circuits Magazine 15, 20 (2023)

    2023

  6. [6]

    Furber, Microprocessors: The engines of the digital age, Proceedings of the Royal Society A: Mathemati- cal, Physical and Engineering Sciences 473, 20160893 (2017)

    S. Furber, Microprocessors: The engines of the digital age, Proceedings of the Royal Society A: Mathemati- cal, Physical and Engineering Sciences 473, 20160893 (2017)

    2017

  7. [7]

    M. S. Lundstrom and M. A. Alam, Moore’s law: The journey ahead, Science 378, 722 (2022)

    2022

  8. [8]

    Inc., Apple reveals m3 ultra, taking apple silicon to a new extreme, Apple Newsroom (press release) (2025), accessed: 2025-10-07

    A. Inc., Apple reveals m3 ultra, taking apple silicon to a new extreme, Apple Newsroom (press release) (2025), accessed: 2025-10-07

    2025

Show all 210 references
  1. [9]

    R. F. Service, Chipmakers look past Moore’s law, and silicon, Science 361, 321 (2018)

    2018

  2. [10]

    Shalf, The future of computing beyond Moore’s Law, Philosophical Transactions of the Royal Society A 10.1098/rsta.2019.0061 (2020)

    J. Shalf, The future of computing beyond Moore’s Law, Philosophical Transactions of the Royal Society A 10.1098/rsta.2019.0061 (2020)

    2019 doi

  3. [11]

    Li, S.-K

    M.-Y. Li, S.-K. Su, H.-S. P. Wong, and L.-J. Li, How 2D semiconductors could extend Moore’s law, Nature (London) 567, 169 (2019)

    2019

  4. [12]

    Waltl, T

    M. Waltl, T. Knobloch, K. Tselios, L. Filipovic, B. Stampfer, Y. Hernandez, D. Waldh¨ or, Y. Illarionov, B. Kaczer, and T. Grasser, Perspective of 2D Integrated Electronic Circuits: Scientific Pipe Dream or Disruptive Technology?, Advanced Materials 34, 2201082 (2022)

    2022

  5. [13]

    S. Wang, X. Liu, M. Xu, L. Liu, D. Yang, and P. Zhou, Two-dimensional devices and integration towards the silicon lines, Nature Materials 21, 1225 (2022)

    2022

  6. [14]

    X. Chen, S. M. Shinde, K. P. Dhakal, S. W. Lee, H. Kim, Z. Lee, and J.-H. Ahn, Degradation behaviors and mech- anisms of MoS2 crystals relevant to bioabsorbable elec- tronics, NPG Asia Materials 10, 810 (2018)

    2018

  7. [15]

    Y. Xia, X. Chen, J. Wei, S. Wang, S. Chen, S. Wu, M. Ji, Z. Sun, Z. Xu, W. Bao, and P. Zhou, 12-inch growth of uniform MoS2 monolayer for integrated cir- cuit manufacture, Nature Materials 22, 1324 (2023)

    2023

  8. [16]

    Knobloch, B

    T. Knobloch, B. Uzlu, Y. Y. Illarionov, Z. Wang, M. Otto, L. Filipovic, M. Waltl, D. Neumaier, M. C. Lemme, and T. Grasser, Improving stability in two- dimensional transistors with amorphous gate oxides by Fermi-level tuning, Nature Electronics 5, 356 (2022)

    2022

  9. [17]

    M. W. Iqbal, M. Z. Iqbal, M. F. Khan, M. A. She- hzad, Y. Seo, J. H. Park, C. Hwang, and J. Eom, High-mobility and air-stable single-layer WS2 field- effect transistors sandwiched between chemical vapor deposition-grown hexagonal BN films, Scientific Reports 5, 10699 (2015)

    2015

  10. [18]

    Lan, C.-P

    H.-Y. Lan, C.-P. Lin, L. Liu, J. Cai, Z. Sun, P. Wu, Y. Tan, S.-H. Yang, T.-H. Hou, J. Appenzeller, and Z. Chen, Uncovering the doping mechanism of nitric ox- ide in high-performance P-type WSe2 transistors, Na- ture Communications 16, 4160 (2025)

    2025

  11. [19]

    G. Wang, W. J. Slough, R. Pandey, and S. P. Karna, Degradation of phosphorene in air: Understanding at atomic level, 2D Materials 3, 025011 (2016)

    2016

  12. [20]

    D. He, Y. Wang, Y. Huang, Y. Shi, X. Wang, and X. Duan, High-Performance Black Phosphorus Field- Effect Transistors with Long-Term Air Stability, Nano Letters 19, 331 (2019)

    2019

  13. [21]

    Huang, B

    H. Huang, B. Jiang, X. Zou, X. Zhao, and L. Liao, Black phosphorus electronics, Science Bulletin Two- Dimensional Materials: New Opportunities for Elec- tronics, Photonics and Optoelectronics,64, 1067 (2019)

    2019

  14. [22]

    Jiang, J

    J. Jiang, J. Li, Y. Li, J. Duan, L. Li, Y. Tian, Z. Zong, H. Zheng, X. Feng, Q. Li, H. Liu, Y. Zhang, T.-L. Ren, and L. Han, Stable InSe transistors with high-field ef- fect mobility for reliable nerve signal sensing, npj 2D Materials and Applications 3, 29 (2019). 36

    2019

  15. [23]

    M. J. Hamer, J. Zultak, A. V. Tyurnina, V. Z´ olyomi, D. Terry, A. Barinov, A. Garner, J. Donoghue, A. P. Rooney, V. Kandyba, A. Giampietri, A. Graham, N. Teutsch, X. Xia, M. Koperski, S. J. Haigh, V. I. Fal’ko, R. V. Gorbachev, and N. R. Wilson, Indirect to Direct Gap Crossov...

    2019

  16. [24]

    Zavabeti, P

    A. Zavabeti, P. Aukarasereenont, H. Tuohey, N. Syed, A. Jannat, A. Elbourne, K. A. Messalea, B. Y. Zhang, B. J. Murdoch, J. G. Partridge, M. Wur- dack, D. L. Creedon, J. van Embden, K. Kalantar- Zadeh, S. P. Russo, C. F. McConville, and T. Daeneke, High-mobility p-type semicon...

    2021

  17. [25]

    Wang, J.-W

    Y.-J. Wang, J.-W. Zhang, J. Chen, H. Wang, S. Wu, C.-Y. Lo, J.-T. Hong, C.-Y. Syu, L.-S. Hao, I.-S. Chen, Y.-C. Chang, Z. Yang, R. Huang, C.-L. Lin, P.-W. Chiu, Y.-L. Chueh, Y.-C. Chen, C.-H. Yeh, and Y.- H. Chu, Polarity modulation in compositionally tunable Bi2O2Se thin film...

    2025

  18. [26]

    M. Yu, C. Tan, Y. Yin, J. Tang, X. Gao, H. Liu, F. Ding, and H. Peng, Integrated 2D multi-fin field-effect tran- sistors, Nature Communications 15, 3622 (2024)

    2024

  19. [27]

    Meena, N

    S. Meena, N. Sharma, and J. Jogi, Sub-5 nm 2D Semiconductor-Based Monolayer Field-Effect Transis- tor: Status and Prospects, physica status solidi (a) 220, 2200526 (2023)

    2023

  20. [28]

    Sebastian, R

    A. Sebastian, R. Pendurthi, T. H. Choudhury, J. M. Redwing, and S. Das, Benchmarking monolayer MoS2 and WS2 field-effect transistors, Nature Communica- tions 12, 693 (2021)

    2021

  21. [29]

    S. B. Desai, S. R. Madhvapathy, A. B. Sachid, J. P. Llinas, Q. Wang, G. H. Ahn, G. Pitner, M. J. Kim, J. Bokor, C. Hu, H.-S. P. Wong, and A. Javey, MoS2 transistors with 1-nanometer gate lengths, Science 354, 99 (2016)

    2016

  22. [30]

    Cheng, J

    Q. Cheng, J. Pang, D. Sun, J. Wang, S. Zhang, F. Liu, Y. Chen, R. Yang, N. Liang, X. Lu, Y. Ji, J. Wang, C. Zhang, Y. Sang, H. Liu, and W. Zhou, WSe2 2D p-type semiconductor-based electronic devices for infor- mation technology: Design, preparation, and applica- tions, InfoMat...

    2020

  23. [31]

    X. Wang, C. Liu, Y. Wei, S. Feng, D. Sun, and H. Cheng, Three-dimensional transistors and integra- tion based on low-dimensional materials for the post- Moore’s law era, Materials Today 63, 170 (2023)

    2023

  24. [32]

    Dutta, N

    T. Dutta, N. Yadav, Y. Wu, G. J. Cheng, X. Liang, S. Ramakrishna, A. Sbai, R. Gupta, A. Mondal, Z. Hongyu, and A. Yadav, Electronic properties of 2D materials and their junctions, Nano Materials Science 6, 1 (2024)

    2024

  25. [33]

    S. Wang, X. Liu, and P. Zhou, The Road for 2D Semi- conductors in the Silicon Age, Advanced Materials 34, 2106886 (2022)

    2022

  26. [34]

    Y. Shen, Z. Dong, Y. Sun, H. Guo, F. Wu, X. Li, J. Tang, J. Liu, X. Wu, H. Tian, and T.-L. Ren, The Trend of 2D Transistors toward Integrated Circuits: Scaling Down and New Mechanisms, Advanced Mate- rials 34, 2201916 (2022)

    2022

  27. [35]

    Reale, P

    F. Reale, P. Palczynski, I. Amit, G. F. Jones, J. D. Mehew, A. Bacon, N. Ni, P. C. Sherrell, S. Agnoli, M. F. Craciun, S. Russo, and C. Mattevi, High-Mobility and High-Optical Quality Atomically Thin WS 2, Scientific Reports 7, 14911 (2017)

    2017

  28. [36]

    M. Dai, C. Gao, Q. Nie, Q.-J. Wang, Y.-F. Lin, J. Chu, and W. Li, Properties, Synthesis, and Device Applica- tions of 2D Layered InSe, Advanced Materials Technolo- gies 7, 2200321 (2022)

    2022

  29. [37]

    L. Li, Y. Yu, G. J. Ye, Q. Ge, X. Ou, H. Wu, D. Feng, X. H. Chen, and Y. Zhang, Black phosphorus field-effect transistors, Nature Nanotechnology 9, 372 (2014)

    2014

  30. [38]

    Latychevskaia, D

    T. Latychevskaia, D. A. Bandurin, and K. S. Novoselov, A new family of septuple-layer 2D materials of MoSi2N4-like crystals, Nature Reviews Physics 6, 426 (2024)

    2024

  31. [39]

    C. C. Tho, C. Yu, Q. Tang, Q. Wang, T. Su, Z. Feng, Q. Wu, C. V. Nguyen, W.-L. Ong, S.-J. Liang, S.- D. Guo, L. Cao, S. Zhang, S. A. Yang, L. K. Ang, G. Wang, and Y. S. Ang, Cataloguing MoSi2N4 and WSi2N4 van der Waals Heterostructures: An Excep- tional Material Platform for E...

    2023

  32. [40]

    T. Zhou, C. Xu, and W. Ren, The van der Waals MoSi2N4 materials family, Nature Reviews Materials , 1 (2025)

    2025

  33. [41]

    M. Ao, X. Zhou, X. Kong, S. Gou, S. Chen, X. Dong, Y. Zhu, Q. Sun, Z. Zhang, J. Zhang, Q. Zhang, Y. Hu, C. Sheng, K. Wang, S. Wang, J. Wan, J. Han, W. Bao, and P. Zhou, A RISC-V 32-bit microprocessor based on two-dimensional semiconductors, Nature , 1 (2025)

    2025

  34. [42]

    Dong, L.-S

    C. Dong, L.-S. Lu, Y.-C. Lin, and J. A. Robinson, Air-Stable, Large-Area 2D Metals and Semiconductors, ACS Nanoscience Au 4, 115 (2024)

    2024

  35. [43]

    L. Yin, J. Wang, Y. Sun, X. Liu, X. Zou, R. Cheng, H. Wang, Y. Zhu, X. Gong, Z. Liu, Y. Zhou, X. Wang, Q. Zhang, L. Yang, Z. Zhang, H. Ye, Y. Zhu, L. Tang, K. Zhang, L. Liao, R. Wang, and J. He, Recent progress in growth and applications of 2D materials, Review of Materials Re...

    2025

  36. [44]

    Lanza, Q

    M. Lanza, Q. Smets, C. Huyghebaert, and L.-J. Li, Yield, variability, reliability, and stability of two- dimensional materials based solid-state electronic de- vices, Nature Communications 11, 5689 (2020)

    2020

  37. [45]

    Zhang, J

    F. Zhang, J. Song, Y. Yan, F. Wang, P. Zhang, Y. Cai, Z. Li, Y. Zhu, Y. Wang, S. Li, X. Zhan, K. Xu, and Z. Wang, Dielectric Integrations and Advanced Inter- face Engineering for 2D Field-Effect Transistors, Small Methods , 2402187 (2025)

    2025

  38. [46]

    Y. C. Lin, C.-M. Lin, H.-Y. Chen, S. Vaziri, X. Bao, W.- Y. Woon, H. Wang, and S. S. Liao, Dielectric Material Technologies for 2-D Semiconductor Transistor Scaling, IEEE Transactions on Electron Devices70, 1454 (2023)

    2023

  39. [47]

    C. S. Lau, S. Das, I. A. Verzhbitskiy, D. Huang, Y. Zhang, T. Talha-Dean, W. Fu, D. Venkatakrish- narao, and K. E. Johnson Goh, Dielectrics for Two- Dimensional Transition-Metal Dichalcogenide Applica- tions, ACS Nano 17, 9870 (2023)

    2023

  40. [48]

    M. S. Choi, N. Ali, T. D. Ngo, H. Choi, B. Oh, H. Yang, and W. J. Yoo, Recent Progress in 1D Contacts for 2D-Material-Based Devices, Advanced Materials34, 2202408 (2022)

    2022

  41. [49]

    L. Ma, Y. Wang, and Y. Liu, Van der Waals Contact for Two-Dimensional Transition Metal Dichalcogenides, Chemical Reviews 124, 2583 (2024). 37

    2024

  42. [50]

    L. Liu, Y. Wang, R. Dong, D. Fan, S. Meng, L. Wu, S. Wu, W. Xu, M. Feng, N. Zou, et al. , Kinetic accel- eration of mos2 growth by oxy-metal-organic chemical vapor deposition, Science 391, 494 (2026)

    2026

  43. [51]

    Chhowalla, D

    M. Chhowalla, D. Jena, and H. Zhang, Two-dimensional semiconductors for transistors, Nature Reviews Materi- als 1, 16052 (2016)

    2016

  44. [52]

    S. Das, A. Sebastian, E. Pop, C. J. McClellan, A. D. Franklin, T. Grasser, T. Knobloch, Y. Illarionov, A. V. Penumatcha, J. Appenzeller, Z. Chen, W. Zhu, I. Assel- berghs, L.-J. Li, U. E. Avci, N. Bhat, T. D. Anthopou- los, and R. Singh, Transistors based on two-dimensional ma...

    2021

  45. [53]

    C. Liu, H. Chen, S. Wang, Q. Liu, Y.-G. Jiang, D. W. Zhang, M. Liu, and P. Zhou, Two-dimensional materi- als for next-generation computing technologies, Nature Nanotechnology 15, 545 (2020)

    2020

  46. [54]

    Radisavljevic, A

    B. Radisavljevic, A. Radenovic, J. Brivio, V. Gia- cometti, and A. Kis, Single-layer MoS2 transistors, Na- ture Nanotechnology 6, 147 (2011)

    2011

  47. [55]

    Radisavljevic, M

    B. Radisavljevic, M. B. Whitwick, and A. Kis, Inte- grated Circuits and Logic Operations Based on Single- Layer MoS2, ACS Nano 5, 9934 (2011)

    2011

  48. [56]

    H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong, and T. Palacios, Integrated Circuits Based on Bilayer MoS2 Transistors, Nano Let- ters 12, 4674 (2012)

    2012

  49. [57]

    Bertolazzi, D

    S. Bertolazzi, D. Krasnozhon, and A. Kis, Nonvolatile Memory Cells Based on MoS2/Graphene Heterostruc- tures, ACS Nano 7, 3246 (2013)

    2013

  50. [58]

    L. Yu, D. El-Damak, U. Radhakrishna, X. Ling, A. Zubair, Y. Lin, Y. Zhang, M.-H. Chuang, Y.-H. Lee, D. Antoniadis, J. Kong, A. Chandrakasan, and T. Pala- cios, Design, Modeling, and Fabrication of Chemical Vapor Deposition Grown MoS2 Circuits with E-Mode FETs for Large-Area El...

    2016

  51. [59]

    Wachter, D

    S. Wachter, D. K. Polyushkin, O. Bethge, and T. Mueller, A microprocessor based on a two- dimensional semiconductor, Nature Communications 8, 14948 (2017)

    2017

  52. [60]

    Y. Woo, W. Hong, S. Y. Yang, H. J. Kim, J.-H. Cha, J. E. Lee, K. J. Lee, T. Kang, and S.-Y. Choi, Large- Area CVD-Grown MoS2 Driver Circuit Array for Flex- ible Organic Light-Emitting Diode Display, Advanced Electronic Materials 4, 1800251 (2018)

    2018

  53. [61]

    C. Choi, J. Leem, M. Kim, A. Taqieddin, C. Cho, K. W. Cho, G. J. Lee, H. Seung, H. J. Bae, Y. M. Song, T. Hyeon, N. R. Aluru, S. Nam, and D.-H. Kim, Curved neuromorphic image sensor array using a MoS2-organic heterostructure inspired by the human visual recogni- tion system, N...

    2020

  54. [62]

    N. Li, Q. Wang, C. Shen, Z. Wei, H. Yu, J. Zhao, X. Lu, G. Wang, C. He, L. Xie, J. Zhu, L. Du, R. Yang, D. Shi, and G. Zhang, Large-scale flexible and transparent elec- tronics based on monolayer molybdenum disulfide field- effect transistors, Nature Electronics 3, 711 (2020)

    2020

  55. [63]

    Migliato Marega, Y

    G. Migliato Marega, Y. Zhao, A. Avsar, Z. Wang, M. Tripathi, A. Radenovic, and A. Kis, Logic-in- memory based on an atomically thin semiconductor, Nature 587, 72 (2020)

    2020

  56. [64]

    H. Chen, X. Xue, C. Liu, J. Fang, Z. Wang, J. Wang, D. W. Zhang, W. Hu, and P. Zhou, Logic gates based on neuristors made from two-dimensional materials, Na- ture Electronics 4, 399 (2021)

    2021

  57. [65]

    S. Zeng, C. Liu, X. Huang, Z. Tang, L. Liu, and P. Zhou, An application-specific image processing array based on WSe2 transistors with electrically switchable logic func- tions, Nature Communications 13, 56 (2022)

    2022

  58. [66]

    Dodda, N

    A. Dodda, N. Trainor, Joan. M. Redwing, and S. Das, All-in-one, bio-inspired, and low-power crypto engines for near-sensor security based on two-dimensional mem- transistors, Nature Communications 13, 3587 (2022)

    2022

  59. [67]

    J. Tian, Y. Peng, Q. Wang, Y. Chu, Z. Huang, N. Li, X. Li, J. Tang, B. Huang, R. Yang, L. Du, W. Yang, D. Shi, and G. Zhang, Rail-to-Rail MoS2 Inverters, ACS Applied Electronic Materials 4, 2636 (2022)

    2022

  60. [68]

    M. Liu, J. Niu, G. Yang, K. Chen, W. Lu, F. Liao, C. Lu, N. Lu, and L. Li, Large-Scale Ultrathin Channel Nanosheet-Stacked CFET Based on CVD 1L MoS2/WSe2, Advanced Electronic Materials9, 2200722 (2023)

    2023

  61. [69]

    Y. Peng, C. Cui, L. Li, Y. Wang, Q. Wang, J. Tian, Z. Huang, B. Huang, Y. Zhang, X. Li, J. Tang, Y. Chu, W. Yang, D. Shi, L. Du, N. Li, and G. Zhang, Medium- scale flexible integrated circuits based on 2D semicon- ductors, Nature Communications 15, 10833 (2024)

    2024

  62. [70]

    M. U. K. Sadaf, Z. Chen, S. Subbulakshmi Radhakrish- nan, Y. Sun, L. Ding, A. R. Graves, Y. Yang, J. M. Redwing, and S. Das, Enabling static random-access memory cell scaling with monolithic 3D integration of 2D field-effect transistors, Nature Communications 16, 4879 (2025)

    2025

  63. [71]

    Ghosh, Y

    S. Ghosh, Y. Zheng, M. Rafiq, H. Ravichandran, Y. Sun, C. Chen, M. Goswami, N. U. Sakib, M. U. K. Sadaf, A. Pannone, S. Ray, J. M. Redwing, Y. Yang, S. Sa- hay, and S. Das, A complementary two-dimensional material-based one instruction set computer, Nature 642, 327 (2025)

    2025

  64. [72]

    C. Liu, Y. Jiang, B. Shen, S. Yuan, Z. Cao, Z. Bi, C. Wang, Y. Xiang, T. Wang, H. Wu, Z. Liu, Y. Wang, S. Wang, and P. Zhou, A full-featured 2D flash chip enabled by system integration, Nature , 1 (2025)

    2025

  65. [73]

    Jim´ enez, Drift-diffusion model for single layer tran- sition metal dichalcogenide field-effect transistors, Ap- plied Physics Letters 101, 243501 (2012)

    D. Jim´ enez, Drift-diffusion model for single layer tran- sition metal dichalcogenide field-effect transistors, Ap- plied Physics Letters 101, 243501 (2012)

    2012

  66. [74]

    W. Cao, J. Kang, W. Liu, and K. Banerjee, A Compact Current–Voltage Model for 2D Semiconductor Based Field-Effect Transistors Considering Interface Traps, Mobility Degradation, and Inefficient Doping Effect, IEEE Transactions on Electron Devices61, 4282 (2014)

    2014

  67. [75]

    Y. Taur, J. Wu, and J. Min, A Short-Channel I – V Model for 2-D MOSFETs, IEEE Transactions on Elec- tron Devices 63, 2550 (2016)

    2016

  68. [76]

    S. V. Suryavanshi and E. Pop, S2DS: Physics-based compact model for circuit simulation of two-dimensional semiconductor devices including non-idealities, Journal of Applied Physics 120, 224503 (2016)

    2016

  69. [77]

    L. Wang, Y. Li, X. Feng, K.-W. Ang, X. Gong, A. V.-Y. Thean, and G. Liang, A surface potential based com- pact model for two-dimensional field effect transistors with disorders induced transition behaviors, Journal of Applied Physics 124, 034302 (2018)

    2018

  70. [78]

    Yadav, P

    C. Yadav, P. Rastogi, T. Zimmer, and Y. S. Chauhan, Charge-Based Modeling of Transition Metal Dichalco- genide Transistors Including Ambipolar, Trapping, and Negative Capacitance Effects, IEEE Transactions on 38 Electron Devices 65, 4202 (2018)

    2018

  71. [79]

    Das and S

    B. Das and S. Mahapatra, An atom-to-circuit model- ing approach to all-2D metal–insulator–semiconductor field-effect transistors, npj 2D Materials and Applica- tions 2, 1 (2018)

    2018

  72. [80]

    Pasadas, E

    F. Pasadas, E. G. Marin, A. Toral-Lopez, F. G. Ruiz, A. Godoy, S. Park, D. Akinwande, and D. Jim´ enez, Large-signal model of 2DFETs: Compact modeling of terminal charges and intrinsic capacitances, npj 2D Ma- terials and Applications 3, 47 (2019)

    2019

  73. [81]

    S. A. Ahsan, S. K. Singh, M. A. Mir, M. Perucchini, D. K. Polyushkin, T. Mueller, G. Fiori, and E. G. Marin, A SPICE Compact Model for Ambipolar 2-D-Material FETs Aiming at Circuit Design, IEEE Transactions on Electron Devices 68, 3096 (2021)

    2021

  74. [82]

    Rawat, A

    A. Rawat, A. K. Gupta, and B. Rawat, Performance Projection of 2-D Material-Based CMOS Inverters for Sub-10-nm Channel Length, IEEE Transactions on Electron Devices 68, 3622 (2021)

    2021

  75. [83]

    G. Qi, X. Chen, G. Hu, P. Zhou, W. Bao, and Y. Lu, Knowledge-based neural network SPICE modeling for MOSFETs and its application on 2D material field- effect transistors, Science China Information Sciences 66, 122405 (2023)

    2023

  76. [84]

    Silvestri, M

    L. Silvestri, M. Palsgaard, R. Rhyner, M. Frey, J. Wellendorff, S. Smidstrup, R. Gull, and K. E. Sayed, Hierarchical modeling for TCAD simulation of short- channel 2D material-based FETs, Solid-State Electron- ics 200, 108533 (2023)

    2023

  77. [85]

    Lu, J.-K

    Y.-C. Lu, J.-K. Huang, K.-Y. Chao, L.-J. Li, and V. P.- H. Hu, Projected performance of Si- and 2D-material- based SRAM circuits ranging from 16 nm to 1 nm tech- nology nodes, Nature Nanotechnology 19, 1066 (2024)

    2024

  78. [86]

    A. Pal, T. Chavan, J. Jabbour, W. Cao, and K. Baner- jee, Three-dimensional transistors with two-dimensional semiconductors for future CMOS scaling, Nature Elec- tronics 7, 1147 (2024)

    2024

  79. [87]

    J.-H. Chen, A. Pampori, C.-T. Tung, S. Salahuddin, and C. Hu, A BSIM Compact Model of Two-Dimensional Semiconductor Field Effect Transistors, in 2025 9th IEEE Electron Devices Technology & Manufacturing Conference (EDTM) (2025) pp. 1–3

    2025

  80. [88]

    K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, and A. A. Firsov, Electric Field Effect in Atomically Thin Carbon Films, Science 306, 666 (2004)

    2004

  81. [89]

    A. K. Geim and K. S. Novoselov, The rise of graphene, Nature Materials 6, 183 (2007)

    2007

  82. [90]

    Choi and J.-w

    W. Choi and J.-w. Lee, Graphene: Synthesis and Appli- cations, 1st ed., Nanomaterials and Their Applications No. 3 (CRC Press, Boca Raton, 2012)

    2012

  83. [91]

    Schwierz, Graphene transistors, Nature Nanotechnol- ogy 5, 487 (2010)

    F. Schwierz, Graphene transistors, Nature Nanotechnol- ogy 5, 487 (2010)

    2010

  84. [92]

    A. H. Castro Neto, F. Guinea, N. M. R. Peres, K. S. Novoselov, and A. K. Geim, The electronic properties of graphene, Reviews of Modern Physics 81, 109 (2009)

    2009

  85. [93]

    N. O. Weiss, H. Zhou, L. Liao, Y. Liu, S. Jiang, Y. Huang, and X. Duan, Graphene: An Emerging Elec- tronic Material, Advanced Materials 24, 5782 (2012)

    2012

  86. [94]

    B. Liu, A. Abbas, and C. Zhou, Two-Dimensional Semi- conductors: From Materials Preparation to Electronic Applications, Advanced Electronic Materials3, 1700045 (2017)

    2017

  87. [95]

    Y. Liu, X. Duan, Y. Huang, and X. Duan, Two- dimensional transistors beyond graphene and TMDCs, Chemical Society Reviews 47, 6388 (2018)

    2018

  88. [96]

    Meric, C

    I. Meric, C. R. Dean, N. Petrone, L. Wang, J. Hone, P. Kim, and K. L. Shepard, Graphene Field-Effect Tran- sistors Based on Boron–Nitride Dielectrics, Proceedings of the IEEE 101, 1609 (2013)

    2013

  89. [97]

    Zhang, Y

    K. Zhang, Y. Feng, F. Wang, Z. Yang, and J. Wang, Two dimensional hexagonal boron nitride (2D-hBN): Synthesis, properties and applications, Journal of Ma- terials Chemistry C 5, 11992 (2017)

    2017

  90. [98]

    A. D. Franklin, Nanomaterials in transistors: From high-performance to thin-film applications, Science349, aab2750 (2015)

    2015

  91. [99]

    Zhang, A

    X. Zhang, A. Chen, and Z. Zhou, High-throughput computational screening of layered and two-dimensional materials, WIREs Computational Molecular Science 9, e1385 (2019)

    2019

  92. [100]

    Manzeli, D

    S. Manzeli, D. Ovchinnikov, D. Pasquier, O. V. Yazyev, and A. Kis, 2D transition metal dichalcogenides, Nature Reviews Materials 2, 17033 (2017)

    2017

  93. [101]

    Z. M. Wang, ed., MoS2: Materials, Physics, and De- vices, Lecture Notes in Nanoscale Science and Technol- ogy, Vol. 21 (Springer International Publishing, Cham, 2014)

    2014

  94. [102]

    Omar Azzaroni and Katsuhiko Ariga, Concepts and De- sign of Materials Nanoarchitectonics , ISSN (Royal So- ciety of Chemistry, Cambridge, 2022)

    2022

  95. [103]

    Allain and A

    A. Allain and A. Kis, Electron and Hole Mobilities in Single-Layer WSe2, ACS Nano 8, 7180 (2014)

    2014

  96. [104]

    Sik Hwang, M

    W. Sik Hwang, M. Remskar, R. Yan, V. Pro- tasenko, K. Tahy, S. Doo Chae, P. Zhao, A. Konar, H. (Grace) Xing, A. Seabaugh, and D. Jena, Transistors with chemically synthesized layered semiconductor WS2 exhibiting 105 room temperature modulation and am- bipolar behavior, Applied...

    2012

  97. [105]

    Pezeshki, S

    A. Pezeshki, S. H. Hosseini Shokouh, P. J. Jeon, I. Shackery, J. S. Kim, I.-K. Oh, S. C. Jun, H. Kim, and S. Im, Static and Dynamic Performance of Complemen- tary Inverters Based on Nanosheet α-MoTe2 p-Channel and MoS2 n-Channel Transistors, ACS Nano 10, 1118 (2016)

    2016

  98. [106]

    J. Kwon, Y. Shin, H. Kwon, J. Y. Lee, H. Park, K. Watanabe, T. Taniguchi, J. Kim, C.-H. Lee, S. Im, and G.-H. Lee, All-2D ReS2 transistors with split gates for logic circuitry, Scientific Reports 9, 10354 (2019)

    2019

  99. [107]

    J. B. Kim, Y. Choi, A. Dathbun, S. Kim, D. Lim, P. Hong, and J. H. Cho, Low-voltage complementary inverters based on ion gel-gated ReS2 and BP transis- tors, FlatChem 5, 33 (2017)

    2017

  100. [108]

    Jiang, L

    J. Jiang, L. Xu, C. Qiu, and L.-M. Peng, Ballistic two- dimensional InSe transistors, Nature 616, 470 (2023)

    2023

  101. [109]

    Zhang, B

    Z. Zhang, B. Cheng, J. Lim, A. Gao, L. Lyu, T. Cao, S. Wang, Z.-A. Li, Q. Wu, L. K. Ang, Y. S. Ang, S.-J. Liang, and F. Miao, Approaching the Intrinsic Threshold Breakdown Voltage and Ultrahigh Gain in a Graphite/InSe Schottky Photodetector, Advanced Ma- terials 34, 2206196 (2022)

    2022

  102. [110]

    A. K. Geim and I. V. Grigorieva, Van der Waals het- erostructures, Nature 499, 419 (2013)

    2013

  103. [111]

    Castellanos-Gomez, X

    A. Castellanos-Gomez, X. Duan, Z. Fei, H. R. Gutierrez, Y. Huang, X. Huang, J. Quereda, Q. Qian, E. Sutter, and P. Sutter, Van der Waals heterostructures, Nature 39 Reviews Methods Primers 2, 58 (2022)

    2022

  104. [112]

    S. Carr, D. Massatt, S. Fang, P. Cazeaux, M. Luskin, and E. Kaxiras, Twistronics: Manipulating the elec- tronic properties of two-dimensional layered structures through their twist angle, Physical Review B95, 075420 (2017)

    2017

  105. [113]

    Wang, E.-M

    L. Wang, E.-M. Shih, A. Ghiotto, L. Xian, D. A. Rhodes, C. Tan, M. Claassen, D. M. Kennes, Y. Bai, B. Kim, K. Watanabe, T. Taniguchi, X. Zhu, J. Hone, A. Rubio, A. N. Pasupathy, and C. R. Dean, Cor- related electronic phases in twisted bilayer transition metal dichalcogenides,...

    2020

  106. [114]

    Nimbalkar and H

    A. Nimbalkar and H. Kim, Opportunities and Chal- lenges in Twisted Bilayer Graphene: A Review, Nano- Micro Letters 12, 126 (2020)

    2020

  107. [115]

    Y. Hou, J. Zhou, M. Xue, M. Yu, Y. Han, Z. Zhang, and Y. Lu, Strain Engineering of Twisted Bilayer Graphene: The Rise of Strain-Twistronics, Small 21, 2311185 (2025)

    2025

  108. [116]

    Y. Cao, V. Fatemi, S. Fang, K. Watanabe, T. Taniguchi, E. Kaxiras, and P. Jarillo-Herrero, Unconventional su- perconductivity in magic-angle graphene superlattices, Nature 556, 43 (2018)

    2018

  109. [117]

    IRDS2024 – IRDS, https://irds.ieee.org/editions/irds2024/ (2025)

    2025

  110. [118]

    L. Qin, H. Tian, C. Li, Z. Xie, Y. Wei, Y. Li, J. He, Y. Yue, and T.-L. Ren, Steep Slope Field Effect Tran- sistors Based on 2D Materials, Advanced Electronic Ma- terials 10, 2300625 (2024)

    2024

  111. [119]

    Yang, Z.-D

    Q. Yang, Z.-D. Luo, H. Duan, X. Gan, D. Zhang, Y. Li, D. Tan, J. Seidel, W. Chen, Y. Liu, Y. Hao, and G. Han, Steep-slope vertical-transport transistors built from sub-5 nm Thin van der Waals heterostructures, Nature Communications 15, 1138 (2024)

    2024

  112. [120]

    Zavabeti, A

    A. Zavabeti, A. Jannat, L. Zhong, A. A. Haidry, Z. Yao, and J. Z. Ou, Two-Dimensional Materials in Large- Areas: Synthesis, Properties and Applications, Nano- Micro Letters 12, 66 (2020)

    2020

  113. [121]

    J.-y. Kim, X. Ju, K.-W. Ang, and D. Chi, Van der Waals Layer Transfer of 2D Materials for Monolithic 3D Elec- tronic System Integration: Review and Outlook, ACS Nano 17, 1831 (2023)

    2023

  114. [122]

    Jiang, K

    J. Jiang, K. Parto, W. Cao, and K. Banerjee, Ultimate Monolithic-3D Integration With 2D Materials: Ratio- nale, Prospects, and Challenges, IEEE Journal of the Electron Devices Society 7, 878 (2019)

    2019

  115. [123]

    C. Chen, K. Chen, H. Zhao, S. Lu, J. Shang, H. Jiang, L. Gao, X. He, S. Jiang, Z. Chen, Z. Zhang, X. Zhang, and Y. Zhang, Large-scale gate-all-around MoS2 tran- sistor array through lossless monolithic 3D integration, National Science Review 13, nwaf539 (2026)

    2026

  116. [124]

    Zhang, E

    C. Zhang, E. Li, H. Zhou, C. Xu, and W. Li, Simula- tion of 2D ReS2/WSe2 based complementary field-effect transistors towards 1 nm technology node, Microelec- tronic Engineering 292, 112225 (2024)

    2024

  117. [125]

    Zhang, Y

    Q. Zhang, Y. Zhang, Y. Luo, and H. Yin, New structure transistors for advanced technology node CMOS ICs, National Science Review 11, nwae008 (2024)

    2024

  118. [126]

    Jayachandran, R

    D. Jayachandran, R. Pendurthi, M. U. K. Sadaf, N. U. Sakib, A. Pannone, C. Chen, Y. Han, N. Trainor, S. Ku- mari, T. V. Mc Knight, J. M. Redwing, Y. Yang, and S. Das, Three-dimensional integration of two- dimensional field-effect transistors, Nature 625, 276 (2024)

    2024

  119. [127]

    Y. Guo, J. Li, X. Zhan, C. Wang, M. Li, B. Zhang, Z. Wang, Y. Liu, K. Yang, H. Wang, W. Li, P. Gu, Z. Luo, Y. Liu, P. Liu, B. Chen, K. Watanabe, T. Taniguchi, X.-Q. Chen, C. Qin, J. Chen, D. Sun, J. Zhang, R. Wang, J. Liu, Y. Ye, X. Li, Y. Hou, W. Zhou, H. Wang, and Z. Han, Va...

    2024

  120. [128]

    Chowdhury, A

    A. Chowdhury, A. Rasyotra, H. Ravichandran, D. K. Manoharan, Y. Sun, C. Chen, J. M. Redwing, Y. Yang, and S. Das, 3D Integration of functionally diverse 2D materials for optoelectronic reservoir computing, Na- ture Communications 16, 10252 (2025)

    2025

  121. [129]

    L. Yin, R. Cheng, Y. Wen, C. Liu, and J. He, Emerg- ing 2D Memory Devices for In-Memory Computing, Ad- vanced Materials 33, 2007081 (2021)

    2021

  122. [130]

    Quellmalz, X

    A. Quellmalz, X. Wang, S. Sawallich, B. Uzlu, M. Otto, S. Wagner, Z. Wang, M. Prechtl, O. Hartwig, S. Luo, G. S. Duesberg, M. C. Lemme, K. B. Gylfason, N. Rox- hed, G. Stemme, and F. Niklaus, Large-area integra- tion of two-dimensional materials and their heterostruc- tures by...

    2021

  123. [131]

    Huang, C

    X. Huang, C. Liu, and P. Zhou, 2D semiconductors for specific electronic applications: From device to system, npj 2D Materials and Applications 6, 1 (2022)

    2022

  124. [132]

    H. H. Yoon, J. Y. Park, Y. T. Megra, J. H. Baek, M. Song, D. Akinwande, D. Ha, D.-H. Kang, and H.- J. Shin, Enabling the Angstrom Era: 2D material-based multi-bridge-channel complementary field effect transis- tors, npj 2D Materials and Applications 9, 68 (2025)

    2025

  125. [133]

    H. Li, Q. Li, Y. Li, Z. Yang, R. Quhe, X. Sun, Y. Wang, L. Xu, L.-m. Peng, H. Tian, C. Qiu, and J. Lu, Recent Experimental Breakthroughs on 2D Transistors: Ap- proaching the Theoretical Limit, Advanced Functional Materials 34, 2402474 (2024)

    2024

  126. [134]

    T. Wei, Z. Han, X. Zhong, Q. Xiao, T. Liu, and D. Xi- ang, Two dimensional semiconducting materials for ul- timately scaled transistors, iScience 25, 105160 (2022)

    2022

  127. [135]

    Migliato Marega, Z

    G. Migliato Marega, Z. Wang, M. Paliy, G. Giusi, S. Strangio, F. Castiglione, C. Callegari, M. Tripathi, A. Radenovic, G. Iannaccone, and A. Kis, Low-Power Artificial Neural Network Perceptron Based on Mono- layer MoS2, ACS Nano 16, 3684 (2022)

    2022

  128. [136]

    J. Tang, Q. Wang, J. Tian, X. Li, N. Li, Y. Peng, X. Li, Y. Zhao, C. He, S. Wu, J. Li, Y. Guo, B. Huang, Y. Chu, Y. Ji, D. Shang, L. Du, R. Yang, W. Yang, X. Bai, D. Shi, and G. Zhang, Low power flexible monolayer MoS2 integrated circuits, Nature Communications 14, 3633 (2023)

    2023

  129. [137]

    Knobloch, D

    T. Knobloch, D. Waldhoer, and T. Grasser, Modeling 2D Material-Based Nanoelectronic Devices in the Pres- ence of Defects, IEEE Nanotechnology Magazine 17, 15 (2023)

    2023

  130. [138]

    J. P. Uyemura, The CMOS Inverter: Analysis and Design, in CMOS Logic Circuit Design (Springer US, Boston, MA, 2001) pp. 103–154

    2001

  131. [139]

    L. Wang, L. Chen, S. L. Wong, X. Huang, W. Liao, C. Zhu, Y.-F. Lim, D. Li, X. Liu, D. Chi, and K.- W. Ang, Electronic Devices and Circuits Based on Wafer-Scale Polycrystalline Monolayer MoS2 by Chem- ical Vapor Deposition, Advanced Electronic Materials 5, 1900393 (2019). 40

    2019

  132. [140]

    J. M. Rabaey, Digital Integrated Circuits: A Design Per- spective, 2nd ed., Prentice Hall Electronics and VLSI Series (Pearson Education, Upper Saddle River, N.J, 2003)

    2003

  133. [141]

    Jiang, F

    Y. Jiang, F. Du, K. Wen, Y. Zhang, M. Li, C. Tang, C. Deng, W. Yu, Z. Wang, Q. Wang, and H. Yu, Thresh- old voltage modulation on a CTL-based monolithically integrated E/D-mode GaN inverters platform with im- proved voltage transfer performance, Applied Physics Letters 125, 03...

    2024

  134. [142]

    M. Pan, L. Wang, Q. Wang, P. Zhang, Y. Wang, and M. Xu, Monolithic Logic Units based on DCFL Struc- ture on p-GaN platform for GaN ICs, in2023 IEEE 15th International Conference on ASIC (ASICON) (2023) pp. 1–4

    2023

  135. [143]

    H. Choi, J. Li, T. Kang, C. Kang, H. Son, J. Jeon, E. Hwang, and S. Lee, A steep switching WSe2 im- pact ionization field-effect transistor, Nature Commu- nications 13, 6076 (2022)

    2022

  136. [144]

    W. Du, X. Jia, Z. Cheng, W. Xu, Y. Li, and L. Dai, Low-power-consumption CMOS inverter array based on CVD-grown p-MoTe2 and n-MoS2, iScience 24, 103491 (2021)

    2021

  137. [145]

    L. Kong, Y. Chen, and Y. Liu, Recent progresses of NMOS and CMOS logic functions based on two- dimensional semiconductors, Nano Research 14, 1768 (2021)

    2021

  138. [146]

    T. Zou, S. Heo, Y. Reo, G.-S. Ryu, J. Lee, M. Kim, S. Kim, G. Byeon, J.-S. Park, W. Xu, and Y.-Y. Noh, Flexible monolithic 3D complementary circuits based on 2D semiconductor inks, Nature Communications 16, 11347 (2025)

    2025

  139. [147]

    Eftekhari, Tungsten dichalcogenides (WS2, WSe2, and WTe2): Materials chemistry and applications, Journal of Materials Chemistry A 5, 18299 (2017)

    A. Eftekhari, Tungsten dichalcogenides (WS2, WSe2, and WTe2): Materials chemistry and applications, Journal of Materials Chemistry A 5, 18299 (2017)

    2017

  140. [148]

    Z. Lin, Y. Liu, U. Halim, M. Ding, Y. Liu, Y. Wang, C. Jia, P. Chen, X. Duan, C. Wang, F. Song, M. Li, C. Wan, Y. Huang, and X. Duan, Solution-processable 2D semiconductors for high-performance large-area elec- tronics, Nature 562, 254 (2018)

    2018

  141. [149]

    J. Zhou, Z. Luo, Z. Li, H. You, M. He, and Z. Zhao, A Survey of Standard Cell Layout Design, in 2025 Inter- national Symposium of Electronics Design Automation (ISEDA) (2025) pp. 554–559

    2025

  142. [150]

    C. Lee, D. Kim, E. Yang, J. Ma, K. Kang, and J. Chang, Electrically Binary and Ternary Convertible CMOS Inverter and Logic Gate Using Complementary Field-Effect Transistors Based on Vertically Stacked MoS2/WSe2 n-/p- Field-Effect Transistors, Advanced Functional Materials , e1...

    2025

  143. [151]

    H. Liu, L. Kong, X. Meng, X. Wang, W. Li, L. Tang, S. Lai, S. Chen, J. Wang, and Q. Liang, Doping-Free Monolithic 2D CMOS Logic by Fermi-Level Engineering via Tellurium Buffer-Layer, Small , e11473 (2025)

    2025

  144. [152]

    J. Yi, Q. Shuai, G. Wu, H. Wu, C. Zhu, X. Sun, Q. Zong, Y. Liao, X. Zhu, X. Fan, Z. Zhang, Y. Zhou, X. Wang, D. Li, and A. Pan, Capacitive Amplifica- tion toward Boltzmann-Limit Switching in WSe2 Re- configurable Field-Effect Transistors, Advanced Func- tional Materials , e249...

    2025

  145. [153]

    T. Kang, J. Park, S. Y. Lee, H. Jung, J. Jeon, Y.-H. Kim, and S. Lee, High- κ dielectric van der Waals in- tegration on 2D semiconductors for three-dimensional complementary logic systems, Nature Communications 10.1038/s41467-025-66770-0 (2025)

    2025 doi

  146. [154]

    H. Wang, Z. Luo, B. Zheng, Z. Tang, H. Ye, Y. Yuan, Y. Wang, H. Zhang, Q. Shuai, H. Liu, G. Wu, D. Li, L. Xiang, and A. Pan, Medium-scale integrated circuits based on p-type 2D semiconducting MoTe2, Nature Communications 10.1038/s41467-026-70992-1 (2026)

    2026 doi

  147. [155]

    C. U. Kshirsagar, W. Xu, Y. Su, M. C. Robbins, C. H. Kim, and S. J. Koester, Dynamic Memory Cells Us- ing MoS2 Field-Effect Transistors Demonstrating Fem- toampere Leakage Currents, ACS Nano10, 8457 (2016)

    2016

  148. [156]

    Wolters, X

    C. Wolters, X. Yang, U. Schlichtmann, and T. Suzu- mura, Memory Is All You Need: An Overview of Compute-in-Memory Architectures for Accel- erating Large Language Model Inference (2024), arXiv:2406.08413 [cs]

    2024

  149. [157]

    Qin and L

    L. Qin and L. Wang, Two-Dimensional Materials, the Ultimate Solution for Future Electronics and Very- Large-Scale Integrated Circuits, Nano-Micro Letters17, 255 (2025)

    2025

  150. [158]

    Xiang, C

    Y. Xiang, C. Wang, C. Liu, T. Wang, Y. Jiang, Y. Wang, S. Wang, and P. Zhou, Subnanosecond flash memory enabled by 2D-enhanced hot-carrier injection, Nature 641, 90 (2025)

    2025

  151. [159]

    J. Ma, H. Liu, N. Yang, J. Zou, S. Lin, Y. Zhang, X. Zhang, J. Guo, and H. Wang, Circuit-Level Memory Technologies and Applications based on 2D Materials, Advanced Materials 34, 2202371 (2022)

    2022

  152. [160]

    T. P. Haraszti, Introduction to CMOS Memories, in Cmos Memory Circuits (Springer US, Boston, MA,

  153. [161]

    Micheloni, Inside NAND Flash Memories , 1st ed

    R. Micheloni, Inside NAND Flash Memories , 1st ed. (Springer, New York, 2010)

    2010

  154. [162]

    Y. Guo, P. Zhang, Y. Liu, Z. Liu, J. Liu, A. Liu, D. Wu, Z. Pan, H. Ding, S. Yu, X. Zhang, F. Wu, Y. Hong, Z. Wang, T.-L. Ren, and H. Tian, A towards- foundry strategy for creating fully interconnected two- dimensional microprocessors, Nature Electronics 9, 159 (2026)

    2026

  155. [163]

    Shanmugam, R

    V. Shanmugam, R. A. Mensah, K. Babu, S. Gawusu, A. Chanda, Y. Tu, R. E. Neisiany, M. F¨ orsth, G. Sas, and O. Das, A Review of the Synthesis, Properties, and Applications of 2D Materials, Particle & Particle Sys- tems Characterization 39, 2200031 (2022)

    2022

  156. [164]

    Q. Sun, M. Ao, X. Dong, K. Shi, S. Gou, Y. Zhu, Z. Zhang, J. Zhang, Y. Hu, Z. Sun, X. Chen, L. Wang, W. Bao, and P. Zhou, A field-programmable gate array based on wafer-scale 2D semiconductor, National Sci- ence Review 12, nwaf458 (2025)

    2025

  157. [165]

    M. Lee, S. Cho, N. Lee, and J. Kim, Design for High Re- liability of CMOS IC With Tolerance on Total Ionizing Dose Effect, IEEE Transactions on Device and Materi- als Reliability 20, 459 (2020)

    2020

  158. [166]

    M. C. Lemme, D. Akinwande, C. Huyghebaert, and C. Stampfer, 2D materials for future heterogeneous elec- tronics, Nature Communications 13, 1392 (2022)

    2022

  159. [167]

    S. J. Kim, H.-J. Lee, C.-H. Lee, and H. W. Jang, 2D materials-based 3D integration for neuromorphic hard- ware, npj 2D Materials and Applications 8, 70 (2024)

    2024

  160. [168]

    Mennel, J

    L. Mennel, J. Symonowicz, S. Wachter, D. K. Polyushkin, A. J. Molina-Mendoza, and T. Mueller, Ul- trafast machine vision with 2D material neural network image sensors, Nature 579, 62 (2020)

    2020

  161. [169]

    R. Quhe, Z. Di, J. Zhang, Y. Sun, L. Zhang, Y. Guo, S. Wang, and P. Zhou, Asymmetric conducting route 41 and potential redistribution determine the polarization- dependent conductivity in layered ferroelectrics, Nature Nanotechnology 19, 173 (2024)

    2024

  162. [170]

    Y. Wang, H. Tang, Y. Xie, X. Chen, S. Ma, Z. Sun, Q. Sun, L. Chen, H. Zhu, J. Wan, Z. Xu, D. W. Zhang, P. Zhou, and W. Bao, An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations, Nature Communi- cations 12, 3347 (2021)

    2021

  163. [171]

    T. Zou, S. Heo, G. Byeon, S. Yoo, M. Kim, Y. Reo, S. Kim, A. Liu, and Y.-Y. Noh, Two-Dimensional Tunneling Memtransistor with Thin-Film Heterostruc- ture for Low-Power Logic-in-Memory Complementary Metal-Oxide Semiconductor, ACS Nano 18, 13849 (2024)

    2024

  164. [172]

    J. Niu, S. Jeon, D. Kim, S. Baek, H. H. Yoo, J. Li, J.-S. Park, Y. Lee, and S. Lee, Dual-logic-in-memory implementation with orthogonal polarization of van der Waals ferroelectric heterostructure, InfoMat 6, e12490 (2024)

    2024

  165. [173]

    V. Wang, G. Tang, Y.-C. Liu, R.-T. Wang, H. Mizuseki, Y. Kawazoe, J. Nara, and W. T. Geng, High-Throughput Computational Screening of Two- Dimensional Semiconductors, The Journal of Physical Chemistry Letters 13, 11581 (2022)

    2022

  166. [174]

    Carvalho, P

    A. Carvalho, P. E. Trevisanutto, S. Taioli, and A. H. Castro Neto, Computational methods for 2D materials modelling, Reports on Progress in Physics 84, 106501 (2021)

    2021

  167. [175]

    Ponc´ e, W

    S. Ponc´ e, W. Li, S. Reichardt, and F. Giustino, First-principles calculations of charge carrier mobil- ity and conductivity in bulk semiconductors and two- dimensional materials, Reports on Progress in Physics 83, 036501 (2020)

    2020

  168. [176]

    Ha and F

    V.-A. Ha and F. Giustino, High-throughput screening of 2D materials identifies p-type monolayer WS2 as po- tential ultra-high mobility semiconductor, npj Compu- tational Materials 10, 229 (2024)

    2024

  169. [177]

    E. G. Marin, M. Perucchini, D. Marian, G. Iannaccone, and G. Fiori, Modeling of Electron Devices Based on 2-D Materials, IEEE Transactions on Electron Devices 65, 4167 (2018)

    2018

  170. [178]

    R. Quhe, L. Xu, S. Liu, C. Yang, Y. Wang, H. Li, J. Yang, Q. Li, B. Shi, Y. Li, Y. Pan, X. Sun, J. Li, M. Weng, H. Zhang, Y. Guo, L. Xu, H. Tang, J. Dong, J. Yang, Z. Zhang, M. Lei, F. Pan, and J. Lu, Sub- 10 nm two-dimensional transistors: Theory and exper- iment, Physics Rep...

    2021

  171. [179]

    Tuma, Circuit Simulation with SPICE OPUS: The- ory and Practice , 1st ed., Modeling and Simulation in Science, Engineering & Technology (Birkhauser, Boston, 2009)

    T. Tuma, Circuit Simulation with SPICE OPUS: The- ory and Practice , 1st ed., Modeling and Simulation in Science, Engineering & Technology (Birkhauser, Boston, 2009)

    2009

  172. [180]

    X. Li, Z. Wu, G. Rzepa, M. Karner, H. Xu, Z. Wu, W. Wang, G. Yang, Q. Luo, L. Wang, and L. Li, Overview of emerging semiconductor device model methodologies: From device physics to machine learning engines, Fundamental Research 10.1016/j.fmre.2024.01.010 (2024)

    2024 doi

  173. [181]

    Mijalkovic, A Practical Guide to Verilog-A: Master- ing the Modeling Language for Analog Devices, Circuits, and Systems , 1st ed

    S. Mijalkovic, A Practical Guide to Verilog-A: Master- ing the Modeling Language for Analog Devices, Circuits, and Systems , 1st ed. (Apress, Berkeley, CA, 2022)

    2022

  174. [182]

    Mounir, B

    A. Mounir, B. I˜ niguez, F. Lime, A. Kloes, T. Knobloch, and T. Grasser, Compact I-V model for back-gated and double-gated TMD FETs, Solid-State Electronics 207, 108702 (2023)

    2023

  175. [183]

    C.-J. Liu, Y. Wan, L.-J. Li, C.-P. Lin, T.-H. Hou, Z.-Y. Huang, and V. P.-H. Hu, 2D Materials-Based Static Random-Access Memory, Advanced Materials 34, 2107894 (2022)

    2022

  176. [184]

    Z. Dou, Y. Wang, T. Zou, Z. Chen, F. Liu, P. Wang, and W. Zhao, PRIME: Physics-Related Intelligent Mix- ture of Experts for Transistor Characteristics Prediction (2025), arXiv:2505.11523 [cs]

    2025

  177. [185]

    X. Xie, Y. Wang, Z. Tang, Y. Wang, X. Zhang, and F. Liu, A Bottom-Up Machine-Learning Approach for Efficient Device Simulation, IEEE Transactions on Elec- tron Devices 72, 1282 (2025)

    2025

  178. [186]

    Zhang, L

    X. Zhang, L. Xu, J. Lu, Z. Zhang, and L. Shen, Physics-knowledge-integrated neural network for quan- tum transport prediction of field-effect transistors, Physical Review Applied 23, 034066 (2025)

    2025

  179. [187]

    M. Du, W. Li, G. Xiong, C. Zhao, F. Hou, W. Gan, X. Gong, N. Zou, L. Liu, X. Zou, T. Li, W. Sun, D. Fan, Z. Yu, X. Tu, Y. Gao, H. Shen, H. Qiu, L. Ma, J. Wang, Y. Nie, L. Tao, J.-B. Xu, J. Lin, J. Xu, Y. Shi, and X. Wang, Scaled crystalline antimony ohmic contacts for two-dime...

    2025

  180. [188]

    M. Das, D. Sen, N. U. Sakib, H. Ravichandran, Y. Sun, Z. Zhang, S. Ghosh, P. Venkatram, S. Subbulak- shmi Radhakrishnan, A. Sredenschek, Z. Yu, K. J. Sarkar, M. U. K. Sadaf, K. Meganathan, A. Pannone, Y. Han, D. E. Sanchez, D. Somvanshi, Z. Sofer, M. Ter- rones, Y. Yang, and S...

    2025

  181. [189]

    Y. Pan, T. Jian, P. Gu, Y. Song, Q. Wang, B. Han, Y. Ran, Z. Pan, Y. Li, W. Xu, P. Gao, C. Zhang, J. He, X. Xu, and Y. Ye, Precise p-type and n-type dop- ing of two-dimensional semiconductors for monolithic integrated circuits, Nature Communications 15, 9631 (2024)

    2024

  182. [190]

    Z. Yang, A. D. Gaidhane, K. Anderson, G. Workman, and Y. Cao, Graph-Based Compact Model (GCM) for Efficient Transistor Parameter Extraction: A Machine Learning Approach on 12 nm FinFETs, IEEE Transac- tions on Electron Devices 71, 254 (2024)

    2024

  183. [191]

    X. Gao, A. Huang, N. Trask, and S. Reza, Physics- Informed Graph Neural Network for Circuit Compact Model Development, in 2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (2020) pp. 359–362

    2020

  184. [192]

    G. Guo, H. You, C. Li, Z. Tang, and O. Li, A physics- informed automatic neural network generation frame- work for emerging device modeling, Micromachines 14, 1150 (2023)

    2023

  185. [193]

    S. Woo, H. Jeong, J. Choi, H. Cho, J.-T. Kong, and S. Kim, Machine-learning-based compact modeling for sub-3-nm-node emerging transistors, Electronics 11, 2761 (2022)

    2022

  186. [194]

    Kanungo, G

    S. Kanungo, G. Ahmad, P. Sahatiya, A. Mukhopadhyay, and S. Chattopadhyay, 2D materials-based nanoscale tunneling field effect transistors: Current developments and future prospects, npj 2D Materials and Applications 6, 83 (2022). 42

    2022

  187. [195]

    Y. Yin, Z. Zhang, C. Shao, J. Robertson, and Y. Guo, Computational study of transition metal dichalcogenide cold source MOSFETs with sub-60 mV per decade and negative differential resistance effect, npj 2D Materials and Applications 6, 55 (2022)

    2022

  188. [196]

    T. F. Schranghamer, A. Pannone, J. M. Kumar, D. K. Thiyyadi Baiju, C. Chen, T. McKnight, S. Tadekawa, E. Haines, R. Ordonez, C. Hayashi, J. M. Redwing, and S. Das, Large-scale crossbar arrays based on three- terminal MoS2 memtransistors, Nature Communica- tions 16, 9518 (2025)

    2025

  189. [197]

    Y. Wang, S. Sarkar, H. Yan, and M. Chhowalla, Critical challenges in the development of electronics based on two-dimensional transition metal dichalcogenides, Na- ture Electronics 7, 638 (2024)

    2024

  190. [198]

    Venkatesha and R

    S. Venkatesha and R. Parthasarathi, A Survey of fault mitigation techniques for multi-core architectures (2021), arXiv:2112.14952 [cs]

    2021

  191. [199]

    N. U. Sakib, C. Chen, L. Ding, Y. Yang, J. M. Red- wing, and S. Das, High-performance molybdenum disul- fide transistors with channel and contact lengths below 35 nm, Nature Electronics 8, 1201 (2025)

    2025

  192. [200]

    Wu and J

    P. Wu and J. Appenzeller, Toward CMOS like devices from two-dimensional channel materials, APL Materials 7, 100701 (2019)

    2019

  193. [201]

    H. Yu, L. Huang, L. Zhou, Y. Peng, X. Li, P. Yin, J. Zhao, M. Zhu, S. Wang, J. Liu, H. Du, J. Tang, S. Zhang, Y. Zhou, N. Lu, K. Liu, N. Li, and G. Zhang, Eight In. Wafer-Scale Epitaxial Monolayer MoS2, Ad- vanced Materials 36, 2402855 (2024)

    2024

  194. [202]

    S. Jain, S. Li, H. Zheng, L. Li, X. Fong, and K.-W. Ang, Heterogeneous integration of 2D memristor arrays and silicon selectors for compute-in-memory hardware in convolutional neural networks, Nature Communica- tions 16, 2719 (2025)

    2025

  195. [203]

    P.-C. Shen, C. Su, Y. Lin, A.-S. Chou, C.-C. Cheng, J.-H. Park, M.-H. Chiu, A.-Y. Lu, H.-L. Tang, M. M. Tavakoli, G. Pitner, X. Ji, Z. Cai, N. Mao, J. Wang, V. Tung, J. Li, J. Bokor, A. Zettl, C.-I. Wu, T. Pala- cios, L.-J. Li, and J. Kong, Ultralow contact resistance between ...

    2021

  196. [204]

    W. Li, X. Gong, Z. Yu, L. Ma, W. Sun, S. Gao, C ¸ . K¨ oro˘ glu, W. Wang, L. Liu, T. Li, H. Ning, D. Fan, Y. Xu, X. Tu, T. Xu, L. Sun, W. Wang, J. Lu, Z. Ni, J. Li, X. Duan, P. Wang, Y. Nie, H. Qiu, Y. Shi, E. Pop, J. Wang, and X. Wang, Approaching the quan- tum limit in two-d...

    2023

  197. [205]

    A.-S. Chou, T. Wu, C.-C. Cheng, S.-S. Zhan, I.-C. Ni, S.-Y. Wang, Y.-C. Chang, S.-L. Liew, E. Chen, W.-H. Chang, C.-I. Wu, J. Cai, H.-S. P. Wong, and H. Wang, Antimony Semimetal Contact with Enhanced Thermal Stability for High Performance 2D Electronics, in 2021 IEEE Internati...

    2021

  198. [206]

    I. Kim, N. Higashitarumizu, I. K. M. R. Rahman, S. Wang, H. M. Kim, J. Geng, R. R. Prabhakar, J. W. I. Ager, and A. Javey, Low Contact Resistance WSe2 p-Type Transistors with Highly Stable, CMOS- Compatible Dopants, Nano Letters 24, 13528 (2024)

    2024

  199. [207]

    Borah, A

    A. Borah, A. Nipane, M. S. Choi, J. Hone, and J. T. Teherani, Low-Resistance p-Type Ohmic Contacts to Ultrathin WSe2 by Using a Monolayer Dopant, ACS Applied Electronic Materials 3, 2941 (2021)

    2021

  200. [208]

    J. Xie, Z. Zhang, H. Zhang, V. Nagarajan, W. Zhao, H.- L. Kim, C. Sanborn, R. Qi, S. Chen, S. Kahn, K. Watan- abe, T. Taniguchi, A. Zettl, M. F. Crommie, J. Analytis, and F. Wang, Low Resistance Contact to P-Type Mono- layer WSe2, Nano Letters 24, 5937 (2024)

    2024

  201. [209]

    Ghosh, Y

    S. Ghosh, Y. Zheng, Z. Zhang, Y. Sun, T. F. Schrang- hamer, N. U. Sakib, A. Oberoi, C. Chen, J. M. Red- wing, Y. Yang, and S. Das, Monolithic and heteroge- neous three-dimensional integration of two-dimensional materials with high-density vias, Nature Electronics 7, 892 (2024)

    2024

  202. [210]

    Y. Mao, R. Li, Z. Zheng, X. Yan, D. Fan, Y. Shi, H. Qiu, and X. Wang, 2D-SPARK, IEEE Nanotechnology Mag- azine 19, 37 (2025)

    2025

Pith tools

Reviewed June 29, 2026 · model on record in the stance chip above.