pith. sign in

arxiv: 2605.28336 · v1 · pith:CS63JV47new · submitted 2026-05-27 · ❄️ cond-mat.mtrl-sci

Energy and Scaling Limits of Phase-Change Memory

Rivka-Galya Nir-Harwood , Asir I. Khan , Emanuel Ber , Efrat Ordan , Keren Stern , Kye L. Okabe , Nicol\'as Wainstein , Eilam Yalon
show 1 more author
Eric Pop
This is my paper

Pith reviewed 2026-06-29 11:21 UTC · model grok-4.3

classification ❄️ cond-mat.mtrl-sci
keywords phase change memoryenergy efficiencyscaling limitsheat confinementparasiticsfemtojoulesattojoulesinterfaces
0
0 comments X

The pith

Phase change memory can theoretically reach single attojoules per cubic nanometer but electrical and thermal parasitics at contacts block it.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

This paper reviews how phase change memory has already reached energy use of only tens of femtojoules per bit through device innovations. It focuses on two main strategies for further gains: shrinking the active phase change material to sub-10 nanometer sizes and improving heat confinement to reduce losses to the surroundings. These changes could push energy consumption toward single attojoules per cubic nanometer of material. A sympathetic reader would care because such efficiency would support low-power data storage and neuromorphic hardware. The review stresses that parasitics at electrical and thermal contacts and interfaces remain the chief practical barrier.

Core claim

The paper claims that PCM energy efficiency improves by minimizing the active material volume to sub-10 nm dimensions and by enhancing heat confinement during the thermally driven amorphous-to-crystalline transition, potentially reaching single attojoules per cubic nanometer, yet electrical and thermal parasitics at contacts and interfaces prevent full realization of these theoretical limits in fabricated devices.

What carries the argument

Sub-10 nm scaling of the active phase change material region together with heat confinement to cut thermal dissipation into the environment during thermally induced switching.

If this is right

  • Energy per bit could drop below current tens of femtojoules levels if interface losses are reduced.
  • PCM devices could become viable for energy-constrained neuromorphic hardware applications.
  • Further miniaturization below 10 nm will be required to approach the stated fundamental energy bounds.
  • Contact and interface engineering must advance in parallel with material scaling.
  • The gap between theoretical and practical limits highlights the need to address parasitic effects directly.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

  • Electrode materials with lower thermal and electrical resistance could narrow the gap to the theoretical attojoule limit.
  • The same scaling and confinement logic might extend to other thermally switched memory or logic devices.
  • Reaching these energy levels would allow denser memory arrays without proportional increases in total power.
  • Advanced fabrication that isolates the active region from surrounding contacts would serve as a direct test.

Load-bearing premise

Thermal induction of the phase transition is the main energy cost and the two strategies of sub-10 nm scaling plus heat confinement will suffice to approach the theoretical limit despite the noted parasitics at contacts and interfaces.

What would settle it

Measurement of switching energy in a fabricated PCM device with sub-10 nm active volume and reduced contact resistance that shows whether consumption reaches single attojoules per cubic nanometer.

read the original abstract

Phase change memory (PCM) relies on a reversible transition between amorphous and crystalline states of a material, and stands as a promising candidate for next-generation, energy-efficient data storage and neuromorphic hardware. Here, we review key innovations that have driven PCM technology to achieve energy consumption down to only tens of femtojoules per bit, and could further advance it closer to its fundamental limits. Because PCM switching is induced thermally, we highlight improvements in energy-efficiency through two primary strategies: by minimizing the active phase change material region to sub-10 nm dimensions, and by enhancing heat confinement within PCM devices to reduce thermal dissipation into the surrounding environment. While the theoretical limits could reach single attojoules per cubic nanometer of memory material, realizing these limits in practice is significantly constrained by electrical and thermal parasitics, particularly at contacts and interfaces.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

2 major / 1 minor

Summary. This manuscript is a review of phase-change memory (PCM) technology for energy-efficient data storage and neuromorphic hardware. It summarizes prior work showing energy consumption reduced to tens of femtojoules per bit via two strategies: scaling the active phase-change material to sub-10 nm dimensions and improving heat confinement to minimize thermal dissipation. The review states that theoretical limits could reach single attojoules per cubic nanometer of material but emphasizes that practical realization is significantly constrained by electrical and thermal parasitics at contacts and interfaces.

Significance. If the review accurately and comprehensively covers the cited literature on PCM scaling and thermal management, it could serve as a useful reference for identifying pathways toward lower-energy memory devices. The explicit discussion of parasitics as a remaining barrier provides a balanced perspective on the gap between theoretical limits and achievable performance.

major comments (2)
  1. [Abstract] Abstract: The assertion that 'the theoretical limits could reach single attojoules per cubic nanometer of memory material' is presented without a derivation, quantitative model, or specific citation to a calculation establishing this value. As a review, the manuscript should explicitly reference or reproduce the basis for this limit to allow readers to assess its validity against the acknowledged parasitics.
  2. [Abstract] Abstract and full text summary: The manuscript identifies sub-10 nm scaling and heat confinement as primary strategies but provides no quantitative analysis or cited data showing how these approaches reduce the impact of contact/interface parasitics relative to the stated theoretical limit. This leaves the central claim about approaching fundamental limits without load-bearing evidence in the review itself.
minor comments (1)
  1. The abstract refers to 'key innovations' and 'prior innovations' but does not list specific references or device examples in the provided text; the full manuscript should include a table or section summarizing the cited energy values, dimensions, and references for clarity.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for the constructive comments and recommendation for minor revision. We address each major comment below.

read point-by-point responses

  1. Referee: [Abstract] Abstract: The assertion that 'the theoretical limits could reach single attojoules per cubic nanometer of memory material' is presented without a derivation, quantitative model, or specific citation to a calculation establishing this value. As a review, the manuscript should explicitly reference or reproduce the basis for this limit to allow readers to assess its validity against the acknowledged parasitics.

    Authors: We agree that the basis for the stated theoretical limit should be made explicit for readers. In the revised manuscript we will add a specific citation to the relevant literature calculation establishing the attojoule-per-cubic-nanometer scale together with a concise explanation of the underlying energy considerations. revision: yes

  2. Referee: [Abstract] Abstract and full text summary: The manuscript identifies sub-10 nm scaling and heat confinement as primary strategies but provides no quantitative analysis or cited data showing how these approaches reduce the impact of contact/interface parasitics relative to the stated theoretical limit. This leaves the central claim about approaching fundamental limits without load-bearing evidence in the review itself.

    Authors: The review already summarizes experimental demonstrations from the cited literature that achieve tens of femtojoules per bit through these strategies. To strengthen the presentation we will expand the relevant sections with additional quantitative examples and citations that explicitly illustrate how scaling and confinement reduce the relative contribution of parasitics, thereby providing clearer support for progress toward the theoretical limit. revision: yes

Circularity Check

0 steps flagged

No significant circularity; paper is a literature review with no derivations

full rationale

The manuscript is a review summarizing prior work on PCM energy efficiency via sub-10 nm scaling and heat confinement. It states theoretical limits could reach single attojoules per nm³ but notes practical constraints from parasitics at contacts and interfaces. No original equations, models, fitted parameters, or derivations are presented that could reduce to inputs by construction. All content is supported by external citations without self-citation load-bearing on central claims or self-definitional constructs. The derivation chain is empty by design.

Axiom & Free-Parameter Ledger

0 free parameters · 1 axioms · 0 invented entities

As a review paper, the summary rests on the accuracy of previously published work on PCM devices rather than new free parameters, axioms, or entities introduced here.

axioms (1)
  • domain assumption PCM switching is induced thermally
    Stated directly in the abstract as the basis for focusing on heat confinement and material volume.

pith-pipeline@v0.9.1-grok · 5707 in / 1156 out tokens · 38406 ms · 2026-06-29T11:21:03.194670+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Reference graph

Works this paper leans on

164 extracted references · 117 canonical work pages

  1. [1]

    Energy-Efficient Abundant-Data Computing: The N3XT 1,000×,

    M. M. Sabry Aly et al., “Energy-Efficient Abundant-Data Computing: The N3XT 1,000×,” IEEE Computer, vol. 48, no. 24, 2015

    2015

  2. [2]

    Energy Crisis, Global Warming & IT Industry: Can the IT Professionals make it better Some Day? A Review:,

    M. Zakarya, I. U. Rahman, and A. A. Khan, “Energy Crisis, Global Warming & IT Industry: Can the IT Professionals make it better Some Day? A Review:,” in International Conference on Emerging Technologies, IEEE, 2012

    2012

  3. [3]

    Toward energy-efficient computing,

    D. J. Brown and C. Reams, “Toward energy-efficient computing,” Communications of the ACM, vol. 53, no. 3, pp. 50–58, Mar. 2010, doi: 10.1145/1666420.1666438

    work page doi:10.1145/1666420.1666438 2010

  4. [4]

    Recalibrating global data center energy-use estimates,

    E. Masanet, A. Shehabi, N. Lei, S. Smith, and J. Koomey, “Recalibrating global data center energy-use estimates,” Science, vol. 367, no. 6481, Mar. 2020, doi: 10.1007/s12053-019-09809-8

    work page doi:10.1007/s12053-019-09809-8 2020

  5. [5]

    Prediction Studies of Electricity Use of Global Computing in 2030,

    A. S. G. Andrae, “Prediction Studies of Electricity Use of Global Computing in 2030,” International Journal of Science and Engineering Investigations, vol. 8, 2019, [Online]. Available: www.IJSEI.com

    2030

  6. [6]

    Cloud computing: Survey on energy efficiency,

    T. Mastelic, A. Oleksiak, H. Claussen, I. Brandic, J. M. Pierson, and A. V. Vasilakos, “Cloud computing: Survey on energy efficiency,” ACM Computing Surveys, vol. 47, no. 2, Jan. 2015, doi: 10.1145/2656204

    work page doi:10.1145/2656204 2015

  7. [7]

    Phase change memory,

    H. S. P. Wong et al., “Phase change memory,” in Proceedings of the IEEE, 2010, pp. 2201–2227. doi: 10.1109/JPROC.2010.2070050

    work page doi:10.1109/jproc.2010.2070050 2010

  8. [8]

    Metal-oxide RRAM,

    H. S. P. Wong et al., “Metal-oxide RRAM,” in Proceedings of the IEEE, Institute of Electrical and Electronics Engineers Inc., 2012, pp. 1951–1970. doi: 10.1109/JPROC.2012.2190369

    work page doi:10.1109/jproc.2012.2190369 2012

  9. [9]

    Conductive Bridge Random Access Memory (CBRAM): Challenges and Opportunities for Memory and Neuromorphic Computing Applications,

    H. Abbas, J. Li, and D. Ang, “Conductive Bridge Random Access Memory (CBRAM): Challenges and Opportunities for Memory and Neuromorphic Computing Applications,” Micromachines, vol. 13, no. 5, p. 725, Apr. 2022, doi: 10.3390/mi13050725

    work page doi:10.3390/mi13050725 2022

  10. [10]

    Erratum: Basic principles of STT-MRAM cell operation in memory arrays (Journal of Physics D: Applied Physics (2013) 46 (074001)),

    A. V. Khvalkovskiy et al., “Erratum: Basic principles of STT-MRAM cell operation in memory arrays (Journal of Physics D: Applied Physics (2013) 46 (074001)),” Journal of Physics D: Applied Physics, vol. 46, no. 13, Apr. 2013, doi: 10.1088/0022- 3727/46/13/139601

    work page doi:10.1088/0022- 2013

  11. [11]

    Stateful Logic Using Phase Change Memory,

    B. Hoffer, N. Wainstein, C. M. Neumann, E. Pop, E. Yalon, and S. Kvatinsky, “Stateful Logic Using Phase Change Memory,” IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 8, no. 2, pp. 77–83, Dec. 2022, doi: 10.1109/JXCDC.2022.3219731

    work page doi:10.1109/jxcdc.2022.3219731 2022

  12. [12]

    Phase change materials and phase change memory,

    S. Raoux, F. Xiong, M. Wuttig, and E. Pop, “Phase change materials and phase change memory,” MRS Bulletin, vol. 39, no. 8, pp. 703–710, Aug. 2014, doi: 10.1557/mrs.2014.139

    work page doi:10.1557/mrs.2014.139 2014

  13. [13]

    Phase change memory materials and their applications,

    S. A. Kozyukhin, P. I. Lazarenko, A. I. Popov, and I. L. Eremenko, “Phase change memory materials and their applications,” Russian Chemical Reviews, vol. 91, no. 9, pp. 1–37, 2022, doi: 10.1070/rcr5033

    work page doi:10.1070/rcr5033 2022

  14. [14]

    Reversible Electrical Switching Phenomena in Disordered Structures,

    S. R. Ovshinsky, “Reversible Electrical Switching Phenomena in Disordered Structures,” Physical Review Letters, vol. 21, 1968

    1968

  15. [15]

    Origin, secret, and application of the ideal phase‐change material GeSbTe,

    N. Yamada, “Origin, secret, and application of the ideal phase‐change material GeSbTe,” Physica Status Solidi (b), vol. 249, no. 10, pp. 1837–1842, Oct. 2012, doi: 10.1002/pssb.201200618. 30

    work page doi:10.1002/pssb.201200618 2012

  16. [16]

    The race of phase change memories to nanoscale storage and applications,

    A. L. Lacaita and A. Redaelli, “The race of phase change memories to nanoscale storage and applications,” Microelectronic Engineering, vol. 109, pp. 351–356, 2013, doi: 10.1016/j.mee.2013.02.105

    work page doi:10.1016/j.mee.2013.02.105 2013

  17. [17]

    Phase-Change Memory - Towards a Storage-Class Memory,

    S. W. Fong, C. M. Neumann, and H. S. P. Wong, “Phase-Change Memory - Towards a Storage-Class Memory,” IEEE Transactions on Electron Devices, vol. 64, no. 11, pp. 4374–4385, Nov. 2017, doi: 10.1109/TED.2017.2746342

    work page doi:10.1109/ted.2017.2746342 2017

  18. [18]

    Direct observation of amorphous to crystalline phase transitions in nanoparticle arrays of phase change materials,

    S. Raoux et al., “Direct observation of amorphous to crystalline phase transitions in nanoparticle arrays of phase change materials,” Journal of Applied Physics, vol. 102, no. 9, 2007, doi: 10.1063/1.2801000

    work page doi:10.1063/1.2801000 2007

  19. [19]

    Nitrogen-implanted Ge2Sb2Te5 film used as multilevel storage media for phase change random access memory,

    B. Liu, T. Zhang, J. Xia, Z. Song, S. Feng, and B. Chen, “Nitrogen-implanted Ge2Sb2Te5 film used as multilevel storage media for phase change random access memory,” Semiconductor Science and Technology, vol. 19, no. 6, Jun. 2004, doi: 10.1088/0268- 1242/19/6/L01

    work page doi:10.1088/0268- 2004

  20. [20]

    Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory,

    T. Nirschl et al., “Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory,” in IEEE International Electron Devices Meeting (IEDM), 2007

    2007

  21. [21]

    Synaptic electronics: Materials, devices and applications,

    D. Kuzum, S. Yu, and H. S. Philip Wong, “Synaptic electronics: Materials, devices and applications,” Nanotechnology, vol. 24, no. 38, Sep. 2013, doi: 10.1088/0957- 4484/24/38/382001

    work page doi:10.1088/0957- 2013

  22. [22]

    Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing,

    D. Kuzum, R. G. D. Jeyasingh, B. Lee, and H. S. P. Wong, “Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing,” Nano Letters, vol. 12, no. 5, pp. 2179–2186, May 2012, doi: 10.1021/nl201040y

    work page doi:10.1021/nl201040y 2012

  23. [23]

    Nanoscale electronic synapses using phase change devices,

    B. L. Jackson et al., “Nanoscale electronic synapses using phase change devices,” ACM Journal on Emerging Technologies in Computing Systems, vol. 9, no. 2, 2013, doi: 10.1145/2463585.2463588

    work page doi:10.1145/2463585.2463588 2013

  24. [24]

    Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element,

    G. W. Burr et al., “Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element,” IEEE Transactions on Electron Devices (TED), vol. 62, no. 11, pp. 3498–3507, Jul. 2015, doi: 10.1109/TED.2015.2439635

    work page doi:10.1109/ted.2015.2439635 2015

  25. [25]

    Experimental demonstration of array-level learning with phase change synaptic devices,

    S. B. Eryilmaz et al., “Experimental demonstration of array-level learning with phase change synaptic devices,” in 2013 IEEE International Electron Devices Meeting, Washington, DC, USA: IEEE, Dec. 2013, p. 25.5.1-25.5.4. doi: 10.1109/IEDM.2013.6724691

    work page doi:10.1109/iedm.2013.6724691 2013

  26. [26]

    Neuromorphic architectures with electronic synapses,

    S. B. Eryilmaz, S. Joshi, E. Neftci, W. Wan, G. Cauwenberghs, and H.-S. P. Wong, “Neuromorphic architectures with electronic synapses,” in 2016 17th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA: IEEE, Mar. 2016, pp. 118–123. doi: 10.1109/ISQED.2016.7479186

    work page doi:10.1109/isqed.2016.7479186 2016

  27. [27]

    Neuromorphic computing using non-volatile memory,

    G. W. Burr et al., “Neuromorphic computing using non-volatile memory,” Advances in Physics: X, vol. 2, no. 1, pp. 89–124, 2017, doi: 10.1080/23746149.2016.1259585

    work page doi:10.1080/23746149.2016.1259585 2017

  28. [28]

    Stochastic phase- change neurons,

    T. Tuma, A. Pantazi, M. Le Gallo, A. Sebastian, and E. Eleftheriou, “Stochastic phase- change neurons,” Nature Nanotechnology, vol. 11, no. 8, pp. 693–699, Aug. 2016, doi: 10.1038/nnano.2016.70

    work page doi:10.1038/nnano.2016.70 2016

  29. [29]

    Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product,

    C. Grezes et al., “Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product,” Applied Physics Letters, vol. 108, no. 1, p. 012403, Jan. 2016, doi: 10.1063/1.4939446. 31

    work page doi:10.1063/1.4939446 2016

  30. [30]

    Enabling universal memory by overcoming the contradictory speed and stability nature of phase-change materials,

    W. Wang et al., “Enabling universal memory by overcoming the contradictory speed and stability nature of phase-change materials,” Scientific Reports, vol. 2, 2012, doi: 10.1038/srep00360

    work page doi:10.1038/srep00360 2012

  31. [31]

    Analysis of temperature in phase change memory scaling,

    S. B. Kim and H. S. P. Wong, “Analysis of temperature in phase change memory scaling,” IEEE Electron Device Letters, vol. 28, no. 8, pp. 697–699, Aug. 2007, doi: 10.1109/LED.2007.901347

    work page doi:10.1109/led.2007.901347 2007

  32. [32]

    Scaling analysis of nanowire phase-change memory,

    J. Liu, B. Yu, and M. P. Anantram, “Scaling analysis of nanowire phase-change memory,” IEEE Electron Device Letters, vol. 32, no. 10, pp. 1340–1342, Oct. 2011, doi: 10.1109/LED.2011.2162390

    work page doi:10.1109/led.2011.2162390 2011

  33. [33]

    Scaling Analysis of Phase-Change Memory Technology,

    A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens, and R. Bez, “Scaling Analysis of Phase-Change Memory Technology,” in Tech. Dig. -Int. Electron Devices Meetings, 2003

    2003

  34. [34]

    Threshold field of phase change memory materials measured using phase change bridge devices,

    D. Krebs, S. Raoux, C. T. Rettner, G. W. Burr, M. Salinga, and M. Wuttig, “Threshold field of phase change memory materials measured using phase change bridge devices,” Applied Physics Letters, vol. 95, no. 8, 2009, doi: 10.1063/1.3210792

    work page doi:10.1063/1.3210792 2009

  35. [35]

    Minimum voltage for threshold switching in nanoscale Phase-change memory,

    D. D. Yu, S. Brittman, J. S. Lee, A. L. Falk, and P. Hongkun, “Minimum voltage for threshold switching in nanoscale Phase-change memory,” Nano Letters, vol. 8, no. 10, pp. 3429–3433, Oct. 2008, doi: 10.1021/nl802261s

    work page doi:10.1021/nl802261s 2008

  36. [36]

    Mas lowski and N

    Q. Zheng, Y. Wang, and J. Zhu, “Nanoscale phase-change materials and devices,” Journal of Physics D: Applied Physics, vol. 50, no. 24, May 2017, doi: 10.1088/1361- 6463/aa70b0

    work page doi:10.1088/1361- 2017

  37. [37]

    Phase change memory technology,

    G. W. Burr et al., “Phase change memory technology,” Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, vol. 28, no. 2, pp. 223–262, Mar. 2010, doi: 10.1116/1.3301579

    work page doi:10.1116/1.3301579 2010

  38. [38]

    Stanford Memory Trends,

    H.-S. P. Wong , S. Qin, Y. C. Shen, M. Shi, J. Sohn, M. Tung, W. Wan, X. Wu, Y. Wu, S. Yu, Z. Yu, X. Zheng et al., “Stanford Memory Trends,” https://nano.stanford.edu/stanford-memory-trends

  39. [39]

    Carbon nanomaterials for non-volatile memories,

    E. C. Ahn, H.-S. P. Wong, and E. Pop, “Carbon nanomaterials for non-volatile memories,” Nat Rev Mater, vol. 3, no. 3, p. 18009, Mar. 2018, doi: 10.1038/natrevmats.2018.9

    work page doi:10.1038/natrevmats.2018.9 2018

  40. [40]

    Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes,

    F. Xiong, A. D. Liao, D. Estrada, and E. Pop, “Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes,” Science, vol. 332, no. 6029, pp. 568–570, Apr. 2011, doi: 10.1126/science.1201938

    work page doi:10.1126/science.1201938 2011

  41. [42]

    Waser, Nanoelectronics and Information Technology: Advanced electronic Materials and Novel Devices

    R. Waser, Nanoelectronics and Information Technology: Advanced electronic Materials and Novel Devices. Wiley, 2012

    2012

  42. [44]

    High-performance flexible nanoscale transistors based on transition metal dichalcogenides,

    A. Daus et al., “High-performance flexible nanoscale transistors based on transition metal dichalcogenides,” Nat Electron, vol. 4, no. 7, pp. 495–501, Jun. 2021, doi: 10.1038/s41928-021-00598-6

    work page doi:10.1038/s41928-021-00598-6 2021

  43. [45]

    Nanoscale phase change memory with graphene ribbon electrodes,

    A. Behnam et al., “Nanoscale phase change memory with graphene ribbon electrodes,” Applied Physics Letters, vol. 107, no. 12, Sep. 2015, doi: 10.1063/1.4931491. 32

    work page doi:10.1063/1.4931491 2015

  44. [46]

    Towards Ultimate Scaling Limits of Phase-Change Memory,

    F. Xiong et al., “Towards Ultimate Scaling Limits of Phase-Change Memory,” in IEEE International Electron Devices Meeting (IEDM), 2016, p. 4.1.1-4.1.4. Accessed: Mar. 17,

    2016

  45. [47]

    Available: 10.1109/IEDM.2016.7838342

    [Online]. Available: 10.1109/IEDM.2016.7838342

    work page doi:10.1109/iedm.2016.7838342 2016

  46. [50]

    Structure for phase change memory and the method of forming same,

    M. H. Lee and Y. C. Chen, “Structure for phase change memory and the method of forming same,” 2005

    2005

  47. [51]

    Non-Volatile Memory Cell Comprising a Dielectric Layer and a Phase Change Material in Series,

    R. E. Scheuerlein and S. B. Herner, “Non-Volatile Memory Cell Comprising a Dielectric Layer and a Phase Change Material in Series,” Jul. 21, 2005

    2005

  48. [52]

    Energy Dissipation in Monolayer MoS2 Electronics,

    E. Yalon et al., “Energy Dissipation in Monolayer MoS2 Electronics,” Nano Lett., vol. 17, no. 6, pp. 3429–3433, Jun. 2017, doi: 10.1021/acs.nanolett.7b00252

    work page doi:10.1021/acs.nanolett.7b00252 2017

  49. [53]

    Temperature-Dependent Thermal Boundary Conductance of Monolayer MoS2 by Raman Thermometry,

    E. Yalon et al., “Temperature-Dependent Thermal Boundary Conductance of Monolayer MoS2 by Raman Thermometry,” ACS Appl. Mater. Interfaces, vol. 9, no. 49, pp. 43013– 43020, Dec. 2017, doi: 10.1021/acsami.7b11641

    work page doi:10.1021/acsami.7b11641 2017

  50. [54]

    Thermal properties of graphene: Fundamentals and applications,

    E. Pop, V. Varshney, and A. K. Roy, “Thermal properties of graphene: Fundamentals and applications,” MRS Bull., vol. 37, no. 12, pp. 1273–1281, Dec. 2012, doi: 10.1557/mrs.2012.203

    work page doi:10.1557/mrs.2012.203 2012

  51. [55]

    Scaling properties of phase change materials,

    S. Raoux et al., “Scaling properties of phase change materials,” in 2007 Non-Volatile Memory Technology Symposium, Albuquerque, NM: IEEE, Nov. 2007, pp. 30–35. doi: 10.1109/NVMT.2007.4389940

    work page doi:10.1109/nvmt.2007.4389940 2007

  52. [56]

    Crystallization properties of ultrathin phase change films,

    S. Raoux, J. L. Jordan-Sweet, and A. J. Kellock, “Crystallization properties of ultrathin phase change films,” Journal of Applied Physics, vol. 103, no. 11, 2008, doi: 10.1063/1.2938076

    work page doi:10.1063/1.2938076 2008

  53. [57]

    Synthesis and size-dependent crystallization of colloidal germanium telluride nanoparticles,

    M. A. Caldwell, S. Raoux, R. Y. Wang, H. S. Philip Wong, and D. J. Milliron, “Synthesis and size-dependent crystallization of colloidal germanium telluride nanoparticles,” Journal of Materials Chemistry, vol. 20, no. 7, pp. 1285–1291, 2010, doi: 10.1039/b917024c

    work page doi:10.1039/b917024c 2010

  54. [58]

    Can conventional phase-change memory devices be scaled down to single-nanometre dimensions?,

    H. Hayat, K. Kohary, and C. D. Wright, “Can conventional phase-change memory devices be scaled down to single-nanometre dimensions?,” Nanotechnology, vol. 28, no. 3, p. 035202, Jan. 2017, doi: 10.1088/1361-6528/28/3/035202

    work page doi:10.1088/1361-6528/28/3/035202 2017

  55. [59]

    Exploiting nanoscale effects in phase change memories,

    B. Kersting and M. Salinga, “Exploiting nanoscale effects in phase change memories,” Faraday Discuss., vol. 213, pp. 357–370, 2019, doi: 10.1039/C8FD00119G

    work page doi:10.1039/c8fd00119g 2019

  56. [60]

    Low-bias electron transport properties of germanium telluride ultrathin films,

    J. Liu and M. P. Anantram, “Low-bias electron transport properties of germanium telluride ultrathin films,” Journal of Applied Physics, vol. 113, no. 6, Feb. 2013, doi: 10.1063/1.4790801

    work page doi:10.1063/1.4790801 2013

  57. [65]

    Kapitza Resistance,

    G. L. Pollack, “Kapitza Resistance,” Rev. Mod. Phys., vol. 41, no. 1, pp. 48–81, Jan. 1969, doi: 10.1103/RevModPhys.41.48

    work page doi:10.1103/revmodphys.41.48 1969

  58. [66]

    Thermal boundary resistance,

    E. T. Swartz and R. O. Pohl, “Thermal boundary resistance,” Rev. Mod. Phys., vol. 61, no. 3, pp. 605–668, Jul. 1989, doi: 10.1103/RevModPhys.61.605

    work page doi:10.1103/revmodphys.61.605 1989

  59. [67]

    Optimization Metrics for Phase Change Memory (PCM) Cell Architectures,

    M. Boniardi et al., “Optimization Metrics for Phase Change Memory (PCM) Cell Architectures,” in IEEE Electron Devices Meeting (IEDM), 2014

    2014

  60. [68]

    Phase-change heterostructure enables ultralow noise and drift for memory operation,

    K. Ding et al., “Phase-change heterostructure enables ultralow noise and drift for memory operation,” Science, vol. 366, no. 6462, pp. 210–215, Oct. 2019, doi: 10.1126/science.aay0291

    work page doi:10.1126/science.aay0291 2019

  61. [70]

    Temperature-Dependent Contact Resistance to Nonvolatile Memory Materials,

    S. Deshmukh et al., “Temperature-Dependent Contact Resistance to Nonvolatile Memory Materials,” IEEE Transactions on Electron Devices, vol. 66, no. 9, pp. 3816–3821, Sep. 2019, doi: 10.1109/TED.2019.2929736

    work page doi:10.1109/ted.2019.2929736 2019

  62. [71]

    Electrical resistivity of liquid Ge2Sb2Te5 based on thin-film and nanoscale device measurements,

    K. Cil et al., “Electrical resistivity of liquid Ge2Sb2Te5 based on thin-film and nanoscale device measurements,” IEEE Transactions on Electron Devices, vol. 60, no. 1, pp. 433– 437, 2013, doi: 10.1109/TED.2012.2228273

    work page doi:10.1109/ted.2012.2228273 2013

  63. [72]

    S. M. Sze, Y. Li, and K. K. Ng, Physics of Semiconductor Devices. Wiley-Interscience, 2006

    2006

  64. [74]

    The impact of thermal boundary resistance in phase-change memory devices,

    J. P. Reifenberg, D. L. Kencke, and K. E. Goodson, “The impact of thermal boundary resistance in phase-change memory devices,” IEEE Electron Device Letters, vol. 29, no. 10, pp. 1112–1114, 2008, doi: 10.1109/LED.2008.2003012

    work page doi:10.1109/led.2008.2003012 2008

  65. [75]

    Compact thermal model for vertical nanowire phase-change memory cells,

    I. R. Chen and E. Pop, “Compact thermal model for vertical nanowire phase-change memory cells,” IEEE Transactions on Electron Devices, vol. 56, no. 7, pp. 1523–1528, 2009, doi: 10.1109/TED.2009.2021364

    work page doi:10.1109/ted.2009.2021364 2009

  66. [76]

    Two-Fold Reduction of Switching Current Density in Phase Change Memory Using Bi₂Te₃ Thermoelectric Interfacial Layer,

    A. I. Khan et al., “Two-Fold Reduction of Switching Current Density in Phase Change Memory Using Bi₂Te₃ Thermoelectric Interfacial Layer,” IEEE Electron Device Lett., vol. 41, no. 11, pp. 1657–1660, Nov. 2020, doi: 10.1109/LED.2020.3028271

    work page doi:10.1109/led.2020.3028271 2020

  67. [77]

    Impact of thermoelectric phenomena on phase- change memory performance metrics and scaling,

    J. Lee, M. Asheghi, and K. E. Goodson, “Impact of thermoelectric phenomena on phase- change memory performance metrics and scaling,” Nanotechnology, vol. 23, no. 20, May 2012, doi: 10.1088/0957-4484/23/20/205201

    work page doi:10.1088/0957-4484/23/20/205201 2012

  68. [78]

    Structural transformations of [formula omitted] films studied by electrical resistance measurements,

    I. Friedrich, V. Weidenhof, W. Njoroge, P. Franz, and M. Wuttig, “Structural transformations of [formula omitted] films studied by electrical resistance measurements,” Journal of Applied Physics, vol. 87, no. 9, pp. 4130–4134, May 2000, doi: 10.1063/1.373041. 34

    work page doi:10.1063/1.373041 2000

  69. [79]

    Evidence of the Thermo-Electric Thomson Effect and Influence on the Program Conditions and Cell Optimization in Phase-Change Memory Cells,

    D. T. Castro et al., “Evidence of the Thermo-Electric Thomson Effect and Influence on the Program Conditions and Cell Optimization in Phase-Change Memory Cells,” 2007

    2007

  70. [80]

    Thermoelectric heating of Ge2Sb2 Te5 in phase change memory devices,

    D. S. Suh et al., “Thermoelectric heating of Ge2Sb2 Te5 in phase change memory devices,” Applied Physics Letters, vol. 96, no. 12, 2010, doi: 10.1063/1.3259649

    work page doi:10.1063/1.3259649 2010

  71. [81]

    Phase purity and the thermoelectric properties of Ge 2Sb 2Te 5 films down to 25 nm thickness,

    J. Lee, T. Kodama, Y. Won, M. Asheghi, and K. E. Goodson, “Phase purity and the thermoelectric properties of Ge 2Sb 2Te 5 films down to 25 nm thickness,” Journal of Applied Physics, vol. 112, no. 1, Jul. 2012, doi: 10.1063/1.4731252

    work page doi:10.1063/1.4731252 2012

  72. [82]

    Nanometer-scale temperature imaging for independent observation of Joule and Peltier effects in phase change memory devices,

    K. L. Grosse, E. Pop, and W. P. King, “Nanometer-scale temperature imaging for independent observation of Joule and Peltier effects in phase change memory devices,” Review of Scientific Instruments, vol. 85, no. 9, Sep. 2014, doi: 10.1063/1.4895715

    work page doi:10.1063/1.4895715 2014

  73. [83]

    Direct observation of nanometer-scale Joule and Peltier effects in phase change memory devices,

    K. L. Grosse, F. Xiong, S. Hong, W. P. King, and E. Pop, “Direct observation of nanometer-scale Joule and Peltier effects in phase change memory devices,” Applied Physics Letters, vol. 102, no. 19, May 2013, doi: 10.1063/1.4803172

    work page doi:10.1063/1.4803172 2013

  74. [85]

    Thermal boundary resistance measurements for phase-change memory devices,

    J. P. Reifenberg et al., “Thermal boundary resistance measurements for phase-change memory devices,” IEEE Electron Device Letters, vol. 31, no. 1, pp. 56–58, Jan. 2010, doi: 10.1109/LED.2009.2035139

    work page doi:10.1109/led.2009.2035139 2010

  75. [86]

    Interfacial thermal resistance: Past, present, and future,

    J. Chen, X. Xu, J. Zhou, and B. Li, “Interfacial thermal resistance: Past, present, and future,” Rev. Mod. Phys., vol. 94, no. 2, p. 025002, Apr. 2022, doi: 10.1103/RevModPhys.94.025002

    work page doi:10.1103/revmodphys.94.025002 2022

  76. [89]

    Interfacial phase-change memory,

    R. E. Simpson et al., “Interfacial phase-change memory,” Nature Nanotechnology, vol. 6, no. 8, pp. 501–505, 2011, doi: 10.1038/nnano.2011.96

    work page doi:10.1038/nnano.2011.96 2011

  77. [90]

    Uncovering Thermal and Electrical Properties of Sb 2 Te 3 /GeTe Superlattice Films,

    H. Kwon, A. I. Khan, C. Perez, M. Asheghi, E. Pop, and K. E. Goodson, “Uncovering Thermal and Electrical Properties of Sb 2 Te 3 /GeTe Superlattice Films,” Nano Lett., vol. 21, no. 14, pp. 5984–5990, Jul. 2021, doi: 10.1021/acs.nanolett.1c00947

    work page doi:10.1021/acs.nanolett.1c00947 2021

  78. [91]

    Understanding the switching mechanism of interfacial phase change memory,

    K. L. Okabe et al., “Understanding the switching mechanism of interfacial phase change memory,” Journal of Applied Physics, vol. 125, no. 18, May 2019, doi: 10.1063/1.5093907

    work page doi:10.1063/1.5093907 2019

  79. [92]

    Improvement of Phase‐Change Memory Performance by Means of GeTe/Sb 2 Te 3 Superlattices,

    D. Térébénec et al., “Improvement of Phase‐Change Memory Performance by Means of GeTe/Sb 2 Te 3 Superlattices,” Physica Rapid Research Ltrs, vol. 15, no. 3, p. 2000538, Mar. 2021, doi: 10.1002/pssr.202000538

    work page doi:10.1002/pssr.202000538 2021

  80. [93]

    Probing the Melting Transitions in Phase-Change Superlattices via Thin Film Nanocalorimetry,

    J. Zhao et al., “Probing the Melting Transitions in Phase-Change Superlattices via Thin Film Nanocalorimetry,” Nano Lett., vol. 23, no. 10, pp. 4587–4594, May 2023, doi: 10.1021/acs.nanolett.3c01049

    work page doi:10.1021/acs.nanolett.3c01049 2023

Showing first 80 references.