REVIEW 5 cited by
The SpiNNaker 2 Processing Element Architecture for Hybrid Digital Neuromorphic Computing
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
read the original abstract
This paper introduces the processing element architecture of the second generation SpiNNaker chip, implemented in 22nm FDSOI. On circuit level, the chip features adaptive body biasing for near-threshold operation, and dynamic voltage-and-frequency scaling driven by spiking activity. On system level, processing is centered around an ARM M4 core, similar to the processor-centric architecture of the first generation SpiNNaker. To speed operation of subtasks, we have added accelerators for numerical operations of both spiking (SNN) and rate based (deep) neural networks (DNN). PEs communicate via a dedicated, custom-designed network-on-chip. We present three benchmarks showing operation of the whole processor element on SNN, DNN and hybrid SNN/DNN networks.
Forward citations
Cited by 5 Pith papers
-
Energy Aware Development of Neuromorphic Implantables: From Metrics to Action
None of the 13 reviewed SNN energy metrics is both easy to compute without specialized hardware and faithful to real energy use, and most lack actionable guidance.
-
High-Speed Time Series Prediction with a GHz-rate Photonic Spiking Neural Network built with a single VCSEL
A single VCSEL laser, split into hundreds of virtual spiking neurons and fed with a ten-step-delayed copy of the input, predicts the chaotic Mackey-Glass series with NMSE as low as 0.051.
-
Efficient Spatio-Temporal Signal Recognition on Edge Devices Using PointLCA-Net
PointLCA-Net stores PointNet features in a dictionary and uses a spiking Locally Competitive Algorithm encoder-decoder to classify spatio-temporal event data, reporting up to 98.78% accuracy with lower estimated energ...
-
Hardware Trends Impacting Floating-Point Computations In Scientific Applications
A review of floating-point hardware evolution and current AI-driven trends in reduced precision, mixed precision, and emulation.
-
Contemporary implementations of spiking bio-inspired neural networks
A review of CMOS, memristive, superconducting, and optical hardware for spiking neural networks, concluding that hybrid approaches are the most promising direction.
Discussion (0). Continue with ORCID to comment.