Pith. sign in

REVIEW 4 major objections 6 minor 127 references

Wafer-scale Integration of Single-Crystalline MoS$_2$ for Flexible Electronics Enabled by Oxide Dry-transfer

T0 review · 4 major / 6 minor · reviewed 2026-08-10 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read This paper claims that a polymer- and solvent-free oxide dry-transfer process can move 4-inch single-crystalline monolayer MoS2 from sapphire to flexible PET while preserving the film's electronic quality, yielding flexible transistors…

desk verdict Genuinely new oxide dry-transfer stack for single-crystalline TMDCs with strong device results, but the wafer-scale uniformity claim needs more evidence and a few headline numbers need reconciling. read the letter →

arxiv 2501.14167 v1 pith:LCGQB5IJ submitted 2025-01-24 physics.app-ph cond-mat.mtrl-sci

Xiang Xu , Yitong Chen , Jichuang Shen , Qi Huang , Tong Jiang , Han Chen , Huaze Zhu , Yaqing Ma
show 8 more authors
Hao Wang Wenhao Li Chen Ji Dingwei Li Siyu Zhang Yan Wang Bowen Zhu Wei Kong
This is my paper · ORCID
classification physics.app-phcond-mat.mtrl-sci
keywords MoS2flexibleelectronicsdrytransfersingle-crystallineTMDCfield-effecttransistorswafer-scaleintegrationlow-powerinverterstactilesensing
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

This paper tries to establish that wafer-scale single-crystalline MoS2 can be moved from its growth sapphire to a flexible plastic carrier without ever touching polymer or solvent, by using an oxide stack as both the release layer and the device dielectric. If true, the transfer bottleneck that has kept flexible 2D electronics behind rigid-substrate devices is removed, and the reported flexible transistors reach performance comparable to rigid-substrate MoS2 FETs. The authors further show the same clean interface enables subthreshold inverters with picowatt power consumption and an active-matrix tactile array that identifies objects on a robot gripper. The method's core is that a thin e-beam-deposited alumina layer bonds strongly to the van der Waals surface, allowing a thicker ALD alumina plus metal handle to peel the film off as one stack.

What carries the argument

The load-bearing mechanism is the composite oxide release stack: a thin e-beam-evaporated Al2O3 adhesion layer on the MoS2, overcoated by ALD Al2O3 and a metal handle. The e-beam layer is the enabler—physical vapor deposition puts down dense, immobile oxide species that bond more strongly to the van der Waals surface than ALD oxide does, preventing partial delamination during exfoliation; the ALD layer then supplies the high dielectric constant (κ over 7) used as the gate dielectric in the final devices. After the stack is adhered to PET and peeled, the metal handle becomes the local back gate, so the transfer medium is not discarded but becomes part of the transistor.

What would settle it

Map the entire transferred 4-inch film with full-wafer optical and SEM imaging plus position-resolved LEED or diffraction, and test every FET in the array rather than 100 sampled ones; any large-area tear, wrinkle, rotated domain, or cluster of low-on/off or high-subthreshold-swing devices outside the sampled regions would contradict the wafer-scale claim.

Watch

Extended reading notes

Core claim

The central discovery is a transfer mechanism: after CVD growth of monolayer single-crystalline MoS2 on sapphire, a thin e-beam-evaporated Al2O3 layer is deposited directly on the MoS2 to create adhesion, a thicker ALD Al2O3 layer provides the high-k gate dielectric, and a metal film acts as the handle; the whole stack is attached to PET and mechanically exfoliated from the sapphire. Because the MoS2 surface never contacts water, solvents, or polymers, no residue or charge-trap contamination is introduced, and XPS, Raman, PL, and STEM indicate the film's intrinsic quality is retained. The resulting flexible back-gated FETs show mobility 117 cm$^2$/V·s, subthreshold swing 68.8 mV/dec, off-current around 10$^{-15}$ A, and on/off ratio close to 10$^{12}$, with transfer curves essentially unchanged down to 5 mm bending radius. Inverters built from these FETs operate in deep subthreshold with voltage gain up to 218 and power consumption as low as 1.4 pW/µm, and a 10×10 active-matrix tactile array on a robotic gripper maps pressure and identifies object shape.

Load-bearing premise

The load-bearing premise is that a 1 cm² LEED scan and 100 sampled transistors stand in for the whole 4-inch film; if tears, wrinkles, grain boundaries, or delamination exist outside those sampled regions, the wafer-scale single-crystalline integration claim is not established.

Editorial extensions

If this is right

  • Flexible MoS2 transistors made this way reach metrics previously reserved for rigid substrates: mobility 117 cm$^2$/V·s, off-current near 10$^{-15}$ A, on/off ratio close to 10$^{12}$, and subthreshold swing 68.8 mV/dec.
  • Because the transfer medium is the gate dielectric, the process remains compatible with standard photolithography and can be patterned into local back gates before lamination, which is how the 432×432 FET array is made.
  • The clean interface and steep subthreshold slope allow nMOS inverters to operate in the deep-subthreshold regime, giving voltage gain above 200 at picowatt-level power, the lowest reported among flexible thin-film inverters compared in the paper.
  • The transferred film survives bending to 5 mm radius with negligible change, which is what makes the conformal active-matrix tactile sensor on a robotic gripper possible.
  • The authors demonstrate the same oxide dry-transfer for WS2 and WSe2, so the route should generalize to other CVD-grown single-crystalline TMDCs on sapphire.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • If the e-beam adhesion layer is the critical variable, then other energetic, low-contamination physical deposition methods could likely reproduce the transfer, and the e-beam oxide thickness can be tuned to balance adhesion against gate capacitance.
  • A full-area defect and yield map, rather than a 1 cm² LEED scan and 100 sampled FETs, would be the natural next test; current evidence establishes performance at sampled sites but not yet a statistical guarantee over the whole 4-inch wafer.
  • Because the final device already includes its gate dielectric, the approach could be extended to dual-gate or top-gated flexible circuits, and to other materials that need the dielectric deposited before the active layer is released.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

4 major / 6 minor

Summary. The paper reports a dry-transfer method for integrating 4-inch single-crystalline monolayer MoS2 from a sapphire growth substrate onto PET, using an e-beam-deposited Al2O3 adhesion layer, an ALD Al2O3 dielectric, and a metal handle, with no polymer or solvent contacting the TMDC during transfer. The authors characterize the transferred material with AFM, SEM, XPS, Raman, PL, TEM, and LEED, and fabricate back-gated FETs, subthreshold inverters, and a 10×10 active-matrix tactile sensor array on flexible substrates. Headline electrical results are a field-effect mobility of 117 cm2/Vs, subthreshold swing of 68.8 mV/dec, on/off ratio close to 10^12, and inverter power consumption of 1.4 pW/µm.

Significance. If the claims hold, the work is significant: it describes a potentially scalable and microfabrication-compatible dry-transfer route that avoids polymer/solvent contamination, and it demonstrates flexible circuits and sensing systems with performance rivaling rigid-substrate MoS2 devices. The paper is strengthened by a broad characterization suite, a wet-transfer control for cleanliness comparisons, direct electrical measurements, and literature benchmarks. However, the significance is currently limited by sparse spatial evidence for the wafer-scale single-crystalline claim, by internal inconsistencies in key electrical and dielectric numbers, and by a normalization choice in the inverter power comparison. These are fixable, and the core transfer concept is interesting.

major comments (4)
  1. [Fig. 3e and Abstract] The reported off-state current of approximately 10^-15 A and on-state current of approximately 300 µA imply an on/off ratio of about 3×10^11, not 10^12 as stated in the abstract and Supplementary Table 1. Please either quote the measured ratio (e.g., 'close to 10^12' consistently), or correct the headline number, and check the conclusion, which also cites 'up to 10^12'. This is a load-bearing performance claim.
  2. [Supp Note 4 and 'Material quality' section] The capacitance used for mobility extraction, Cox = 1.1×10^-7 F/cm2, is inconsistent with the stated 35 nm Al2O3 thickness and the dielectric constant 'over 7' reported in Fig. 2i. A 35 nm film with κ=7 gives Cox ≈ 1.8×10^-7 F/cm2; the quoted Cox corresponds to κ≈4.4. Since mobility is inversely proportional to Cox, the discrepancy could overestimate the headline mobility by roughly 60%. Please reconcile the measured capacitance with the physical thickness and dielectric constant, or provide the relevant measurement conditions.
  3. [Fig. 1c and Supp Fig. 15] The post-transfer evidence for 'wafer-scale single-crystalline MoS2' is spatially sparse: LEED was measured only over a 1 cm2 area with a 3 mm step, and the electrical statistics come from 100 randomly picked FETs, not a full-wafer yield or defect map. To support the central claim of wafer-scale integration, the authors should provide additional large-area evidence (e.g., LEED or EBSD at multiple positions across the wafer, Raman/PL maps, or a device yield map over the 432×432 array), or explicitly soften the claim to 'centimeter-scale' for the post-transfer crystallinity verification.
  4. [Supplementary Table 3, note 2] The inverter power-consumption benchmark normalizes all reported devices by the widest channel width in each inverter. This can make CMOS inverters with a wide p-FET look artificially low in power per width, and it affects the 'record-low power' comparison in Fig. 4i. Please justify this normalization choice against a standard metric (e.g., total power, or power normalized by a fixed width), and report the absolute power and the normalization width for the present inverter as well.
minor comments (6)
  1. [Electrical characteristics section] The text says 'The output and transfer characteristics ... (Figures 2d-e)', but Figure 2d-e shows XPS and Raman/PL; the referenced figures should be Fig. 3d-e.
  2. [Conclusion] The conclusion states that the wet-transfer comparison gave a mobility of 45 cm2/Vs and on/off of 10^7, while the main text reports 52 cm2/Vs for wet-transferred devices. Please reconcile these numbers.
  3. [Supplementary list] Supplementary Fig. 15 appears twice with different content ('100 randomly picked FETs performance' and 'Pressure sensor characterization'). Renumber the second one.
  4. [Supp Fig. 1 and Supp Fig. 6] The scale bars for AFM images are labeled '2 nm', which is implausible for these AFM topographs; they are likely 2 µm. Please correct.
  5. [Fig. 5b] The scale bar in the magnified optical image is given as '200 mm'; this should be 200 µm.
  6. [Methods] The phrase 'In briefly' should be 'In brief'.

Circularity Check

0 steps flagged · score 0.0 of 10

No load-bearing circularity: the transfer and FET claims rest on direct measurements and external benchmarks, with only non-circular sampling and normalization caveats.

full rationale

The paper's central claims are experimental. The oxide dry-transfer process is described as a sequence of depositions and mechanical exfoliation, and the headline performance metrics (mobility 117 cm2/Vs, subthreshold swing 68.8 mV/dec, on/off ratio near 10^12) are obtained from direct electrical measurements of fabricated devices using a standard field-effect mobility formula with an independently measured Cox value. The single-crystalline claim is supported by LEED, SAED, and HAADF-STEM data, and the growth recipe is credited to an external prior publication (Ref. 17), not to a same-author uniqueness result. No fitted parameter is later renamed as a prediction, and no load-bearing step reduces by the paper's own equations to its inputs. The inverter power benchmarking does involve a chosen normalization convention (Supplementary Table 3, note 2 selects the widest channel width for all compared inverters), and this choice is debatable as a fair-comparison convention, but it is not a circular derivation: the measured inverter power is reported directly, and the 'lowest power' claim is a literature comparison rather than a prediction generated from the normalization. Similarly, the wafer-scale uniformity claim is limited by sparse post-transfer characterization (Fig. 1c shows LEED over a 1 cm2 area; Supp Fig. 15 shows 100 sampled FETs), but that is a sampling/coverage limitation, not a circularity. Overall, the derivation chain is self-contained against external benchmarks, so no significant circularity is found.

Assumptions & free parameters 1 free parameters · 3 assumptions · 0 invented entities

The central result is an empirical process, not a mathematical derivation, so it rests on measurement assumptions more than on fitted constants. The main free choice is the benchmarking normalization; no theoretical free parameters are fit to obtain the electrical claims.

free parameters (1)
  • Inverter power normalization width = widest channel width of each reported inverter
    Supp Table 3 Note 2; power per micron values used to claim record-low 1.2-1.4 pW/um depend on this arbitrary choice.
assumptions (3)
  • domain assumption Field-effect mobility is computed as mu = (L/W)(1/Cox)(1/Vds)(dIds/dVgs) with Cox measured as 1.1x10^-7 F/cm2, assuming no significant contact resistance or quantum capacitance corrections.
    Supp Note 4; this formula yields the headline 117 cm2/Vs. If Cox is overestimated or contact resistance is significant, the quoted mobility decreases.
  • domain assumption LEED patterns at points spaced 3 mm over a 1 cm2 area establish that the transferred film remains single-crystalline across the 4-inch wafer.
    Fig. 1c; wafer-scale uniformity is inferred from sparse sampling and optical photos, with no full-area defect or yield map.
  • domain assumption The e-beam-deposited Al2O3 seed layer adheres strongly enough to the MoS2 van der Waals surface and weakly enough to sapphire to allow clean mechanical exfoliation of the full wafer.
    Fig. 1a and Supp Note 2; the central transfer mechanism depends on this adhesion balance.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Wafer-scale Integration of Single-Crystalline MoS$_2$ for Flexible Electronics Enabled by Oxide Dry-transfer." pith.science (2026). https://pith.science/paper/LCGQB5IJ

@misc{pith2026250114167,
  author       = {Pith},
  title        = {Pith review of: Wafer-scale Integration of Single-Crystalline MoS$_2$ for Flexible Electronics Enabled by Oxide Dry-transfer},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/LCGQB5IJ}},
  note         = {Machine review of arXiv:2501.14167}
}
abstract

Atomically thin, single-crystalline transition metal dichalcogenides (TMDCs) grown via chemical vapor deposition (CVD) on sapphire substrates exhibit exceptional mechanical and electrical properties, positioning them as excellent channel materials for flexible electronics. However, conventional wet-transfer processes for integrating these materials onto flexible substrates often introduce surface contamination, significantly degrading device performance. Here, we present a wafer-scale dry-transfer technique using a high-dielectric oxide as the transfer medium, enabling the integration of 4-inch single-crystalline MoS$_2$ onto flexible substrates. This method eliminates contact with polymers or solvents, thus preserving the intrinsic electronic properties of MoS$_2$. As a result, the fabricated flexible field-effect transistor (FET) arrays exhibit remarkable performance, with a mobility of 117 cm$^2$/Vs, a subthreshold swing of 68.8 mV dec$^{-1}$, and an ultra-high current on/off ratio of $10^{12}$-values comparable to those achieved on rigid substrates. Leveraging the outstanding electrical characteristics, we demonstrated MoS$_2$-based flexible inverters operating in the subthreshold regime, achieving both a high gain of 218 and ultra-low power consumption of 1.4 pW/$\mu$m. Additionally, we integrated a flexible tactile sensing system driven by active-matrix MoS$_2$ FET arrays onto a robotic gripper, enabling real-time object identification. These findings demonstrate the simultaneous achievement of high electrical performance and flexibility, highlighting the immense potential of single-crystalline TMDC-based flexible electronics for real-world applications.

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

127 extracted references · 80 canonical work pages

  1. [1]

    Yu, X. et al. Skin -integrated wireless haptic interfaces for virtual and augmented reality. Nature 7783, 473-479 (2019)

    2019

  2. [2]

    Mahato, K. et al. Hybrid multimodal wearable sensors for comprehensive health monitoring. Nat. Electron. 9, 735-750 (2024)

    2024

  3. [3]

    Won, D. et al. Transparent electronics for wearable electronics application. Chem. Rev. 16, 9982-10078 (2023)

    2023

  4. [4]

    Kim, Y . et al. Chip-less wireless electronic skins by remote epitaxial freestanding compound semiconductors. Science 6608, 859-864 (2022)

    2022

  5. [5]

    Park, H. et al. Organic flexible electronics with closed-loop recycling for sustainable wearable technology. Nat. Electron. 1, 39-50 (2024)

    2024

  6. [6]

    L., Fukuda, K.&Someya, T

    Liu, R., Wang, Z. L., Fukuda, K.&Someya, T. Flexible self-charging power sources. Nat. Rev. Mater. 11, 870-886 (2022)

    2022

  7. [7]

    Flexible electronics and devices as human – machine interfaces for medical robotics

    Heng, W., Solomon, S.&Gao, W. Flexible electronics and devices as human – machine interfaces for medical robotics. Adv. Mater. 16, 2107902 (2022)

    2022

  8. [8]

    Heremans, P. et al. Mechanical and electronic properties of thin -film transistors on plastic, and their Integration in flexible electronic applications. Adv. Mater. 22, 4266- 4282 (2016)

    2016

Show all 127 references
  1. [9]

    Liu, X. et al. Large -Scale integration of semiconductor nanowires for high - performance flexible electronics. ACS Nano 3, 1888-1900 (2012)

    2012

  2. [10]

    Liu, Y . et al. Nature-inspired structural materials for flexible electronic devices. Chem. Rev. 20, 12893-12941 (2017)

    2017

  3. [11]

    Capacitance tests (Fig

    on the fully converged e -beam oxide surface to achieve superior dielectric properties. Capacitance tests (Fig. 2i) confirmed high-quality dielectric performance of the composite oxide layer , with a dielectric constant over 7, approaching the ideal dielectric constant of ALD-...

  4. [12]

    Two -dimensional flexible nanoelectronics

    Akinwande, D., Petrone, N.&Hone, J. Two -dimensional flexible nanoelectronics. Nat. Commun. 1, 5678 (2014)

    2014

  5. [13]

    Manzeli, S. et al. 2D transition metal dichalcogenides. Nat. Rev. Mater. 8, 17033 (2017)

    2017

  6. [14]

    -W.&Yu, S.-H

    Wang, J.-L., Hassan, M., Liu, J. -W.&Yu, S.-H. Nanowire assemblies for flexible electronic devices: recent advances and perspectives. Adv. Mater. 48, 1803430 (2018)

    2018

  7. [15]

    Wang, Q. H. et al. Electronics and optoelectronics of two -dimensional transition metal dichalcogenides. Nat. Nanotechnol. 11, 699-712 (2012)

    2012

  8. [16]

    Chen, L. et al. Large -area single -crystal TMD growth modulated by sapphire substrates. Nanoscale 3, 978-1004 (2024)

    2024

  9. [17]

    Piacentini, A. et al. Potential of transition metal dichalcogenide transistors for flexible electronics applications. Adv. Electron. Mater. 8, 2300181 (2023)

    2023

  10. [18]

    Zhang, Z. et al. Ultrafast growth of large single crystals of monolayer WS 2 and WSe2. Natl. Sci. Rev. 4, 737-744 (2020)

    2020

  11. [19]

    Wang, J. et al. Dual-coupling-guided epitaxial growth of wafer-scale single-crystal WS2 monolayer on vicinal a-plane sapphire. Nat. Nanotechnol. 1, 33-38 (2022)

    2022

  12. [21]

    Liu, C. et al. Understanding epitaxial growth of two -dimensional materials and their homostructures. Nat. Nanotechnol. 7, 907-918 (2024)

    2024

  13. [22]

    Hsieh, K. et al. Effect of carrier localization on electrical transport and noise at individual grain boundaries in monolayer MoS2. Nano Lett. 9, 5452-5457 (2017)

    2017

  14. [23]

    Ep itaxial stitching and stacking growth of atomically thin transition-metal dichalcogenides (TMDCs) heterojunctions

    Chen, K., Wan, X.&Xu, J. Ep itaxial stitching and stacking growth of atomically thin transition-metal dichalcogenides (TMDCs) heterojunctions. Adv. Funct. Mater. 19, 1603884 (2017)

    2017

  15. [24]

    -K., Shi, Y .&Li, L.-J

    Li, H., Huang, J. -K., Shi, Y .&Li, L.-J. Toward the growth of high mobility 2D transition metal dichalcogenide semiconductors. Adv. Mater. Interfaces 24, 1900220 (2019)

    2019

  16. [25]

    Abbas, A. et al. Recent progress, challenges, and opportunities in 2D materials for flexible displays. Nano Today 56, 102256 (2024)

    2024

  17. [26]

    Hu, Z. et al. Two -dimensional transition met al dichalcogenides: interface and defect engineering. Chem. Soc. Rev. 9, 3100-3128 (2018)

    2018

  18. [27]

    Lü, B. et al. Wafer -scale growth and transfer of high -quality MoS 2 array by interface design for high -stability flexible photosensitive device. Adv. Sci. 34, 2405050 (2024)

    2024

  19. [28]

    Song, W. G. et al. High -performance flexible multilayer MoS 2 transistors on solution-based polyimide substrates. Adv. Funct. Mater. 15, 2426-2434 (2016)

    2016

  20. [29]

    Kim, T.-Y . et al. Transparent large-area MoS2 phototransistors with inkjet-printed components on flexible platforms. ACS Nano 10, 10273-10280 (2017)

    2017

  21. [30]

    T.&Suk, J

    Megra, Y . T.&Suk, J. W. Adhesion properties of 2D materials. J. Phys. D: Appl. Phys. 36, 364002 (2019)

    2019

  22. [31]

    Sanchez, D. A. et al. Mechanics of spontaneously formed nanoblisters trapped by transferred 2D crystals. Proc. Natl. Acad. Sci. U.S.A. 31, 7884-7889 (2018)

    2018

  23. [32]

    Nguyen, V . L. et al. Wafer-scale integration of transition metal dichalcogenide field-effect transistors using adhesion lithography. Nat. Electron. 2, 146-153 (2023)

    2023

  24. [33]

    Toward clean 2D materials and d evices: recent progress in transfer and cleaning methods

    Dong, W., Dai, Z., Liu, L.&Zhang, Z. Toward clean 2D materials and d evices: recent progress in transfer and cleaning methods. Adv. Mater. 22, 2303014 (2024)

    2024

  25. [34]

    Kim, M. J. et al. Solvent -free transfer of monolayer graphene with recrystallized cyclododecane. Appl. Phys. Lett. 21, (2023)

    2023

  26. [35]

    Barin, G. B. et al. Optimized graphene transfer: influence of polymethylmethacrylate (PMMA) layer concentration and baking time on graphene final performance. Carbon 84, 82-90 (2015)

    2015

  27. [36]

    Pirkle, A. et al. The effect of chemical residues on the physical and electrical properties of chemical vapor deposited graphene transferred to SiO2. Appl. Phys. Lett. 12, (2011)

    2011

  28. [37]

    A., Park, S.&Seo, Y

    Choi, W., Shehzad, M. A., Park, S.&Seo, Y . Influence of removing PMMA residues on surface of CVD graphene using a contact -mode atomic force microscope. RSC Adv. 12, 6943-6949 (2017)

    2017

  29. [38]

    Pham, P. V . et al. Transfer of 2D films: from imperfection to perfection. ACS Nano 23, 14841-14876 (2024)

    2024

  30. [39]

    Suk, J. W. et al. Enhancement of the electrical properties of graphene grown by chemical vapor deposition via controlling the effects of polymer residue. Nano Lett. 4, 1462-1467 (2013)

    2013

  31. [40]

    Mondal, A. et al. Low ohmic contact resistance and high on/off ratio in transition metal dichalcogenides field -effect transistors via residue -free transfer. Nat. Nanotechnol. 1, 34-43 (2024)

    2024

  32. [41]

    Liu, H., Zhao, J.&Ly, T. H. Clean transfer of two -dimensional materials: a comprehensive review. ACS Nano 18, 11573-11597 (2024)

    2024

  33. [42]

    Leong, W. S. et al. Paraffin-enabled graphene transfer. Nat. Commun. 1, 867 (2019)

    2019

  34. [43]

    Li, W. et al. Uniform and ultrathin high -κ gate dielectrics for two -dimensional electronic devices. Nat. Electron. 12, 563-571 (2019)

    2019

  35. [44]

    Li, B. et al. Scalable transfer of suspended two-Dimensional single crystals. Nano Lett. 8, 5089-5097 (2015)

    2015

  36. [45]

    D., Fabreguette, F

    Groner, M. D., Fabreguette, F. H., Elam, J. W.&George, S. M. Low -temperature Al2O3 atomic layer deposition. Chem. Mater. 4, 639-645 (2004)

    2004

  37. [46]

    Jayawardhena, I. U. et al. Effect of surface treatments on ALD Al 2O3/4H-SiC metal–oxide–semiconductor field-effect transistors. J. Appl. Phys. 7, 075702 (2021)

    2021

  38. [47]

    Lu, Z. et al. Wafer-scale high-κ dielectrics for two-dimensional circuits via van der Waals integration. Nat. Commun. 1, 2340 (2023)

    2023

  39. [51]

    Subthreshold schottky -barrier thin -film transistors with ultralow power and high intrinsic gain

    Lee, S.&Nathan, A. Subthreshold schottky -barrier thin -film transistors with ultralow power and high intrinsic gain. Science 6310, 302-304 (2016)

    2016

  40. [52]

    Luo, Z. et al. Sub-thermionic, ultra-high-gain organic transistors and circuits. Nat. Commun. 1, 1928 (2021)

    2021

  41. [53]

    Geng, D. et al. Thin -film transistors for large -area electronics. Nat. Electron. 12, 963-972 (2023)

    2023

  42. [54]

    Yang, E. et al. Realization of extremely high-gain and low-power in nMOS inverter based on monolayer WS2 transistor operating in subthreshold regime. ACS Nano 34, 22965-22977 (2024)

    2024

  43. [55]

    Toledo, P. et al. Low-voltage, low-area, nW-power CMOS digital-based biosignal amplifier. IEEE Access 10, 44106-44115 (2022)

    2022

  44. [56]

    The operating transition point was around -0.35 V , situated in the deep - subthreshold region

    The inverter showed exceptionally low power consumption, ranging from approximately 7.7 to 29 pW under a V dd of 1-5 V at the transition voltage (see Figure 4h). The operating transition point was around -0.35 V , situated in the deep - subthreshold region. Due to the ultra -l...

  45. [57]

    Tang, J. et al. Low power flexible monolayer MoS 2 integrated circuits. Nat. Commun. 1, 3633 (2023)

    2023

  46. [58]

    Tactile sensing for dexterous in -hand manipulation in robotics—A review

    Yousef, H., Boukallel, M.&Althoefer, K. Tactile sensing for dexterous in -hand manipulation in robotics—A review. Sens. Actuators, A 2, 171-187 (2011)

    2011

  47. [59]

    Each sensor unit comprises a MoS2 transistor paired with a piezoresistive sensor

    In this work, we developed an active-matrix tactile sensor (AM-TS) array based on wafer-scale single-crystalline MoS 2, consisting of a 10× 10 array of sensor units (see Figure 5a, b and Methods). Each sensor unit comprises a MoS2 transistor paired with a piezoresistive sensor...

  48. [60]

    A low-noise, low-power amplifier with current-reused OTA for ECG recordings

    Zhang, J., Zhang, H., Sun, Q.& Zhang, R. A low-noise, low-power amplifier with current-reused OTA for ECG recordings. IEEE Trans. Biomed. Circuits Syst. 3, 700- 708 (2018)

    2018

  49. [61]

    Pu, J. et al. Highly flexible and high -performance complementary inverters of large-area transition metal dicha lcogenide monolayers. Adv. Mater. 21, 4111-4119 (2016)

    2016

  50. [62]

    -A.&Perdereau, V

    Kappassov, Z., Corrales, J. -A.&Perdereau, V . Tactile sensing in dexterous robot hands. Rob. Auton. Syst. 74, 195-220 (2015)

    2015

  51. [63]

    Zhang, Y . et al. Localizing strain via micro-cage structure for stretchable pressure sensor arrays with ultralow spatial crosstalk. Nat. Commun. 1, 1252 (2023). Author Contribution X.X., Y.C., and J.S. contributed equally to this work. W.K., B.Z. and X.X. designed the experim...

    2023

  52. [64]

    When multiple sets of power consumption data with different Vdd values are available, the data corresponding to the highest gain is selected

    As some of the referenced studies report power consumption data only at specific Vdd voltages, all gain values are calculated based on the operating voltage corresponding to the reported power consumption. When multiple sets of power consumption data with different Vdd values ...

  53. [65]

    To ensure uniformity in the analysis, the widest channel width is selected for normalization

    Due to the normalization of power consumption, there are inconsistencies in the N-channel and P-channel widths of certain CMOS inverters. To ensure uniformity in the analysis, the widest channel width is selected for normalization. Supplementary Fig. 18 | Pressure sensor chara...

  54. [66]

    Li, N. et al. Large -scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. Nat. Electron. 11, 711-717 (2020)

    2020

  55. [67]

    Park, Y . J. et al. All MoS2-based large area, skin -attachable active-matrix tactile senso r. ACS Nano 3, 3023-3030 (2019)

    2019

  56. [68]

    Pu, J. et al. Highly flexible MoS 2 thin-film transistors with ion gel dielectrics. Nano Lett. 8, 4013-4017 (2012)

    2012

  57. [69]

    Tang, J. et al. Low power flexible monolayer MoS2 integrated circuits. Nat. Commun. 1, 3633 (2023)

    2023

  58. [70]

    Daus, A. et al. High -performance flexible nanoscale transistors based on transition metal dichalcogenides. Nat. Electron. 7, 495-501 (2021)

    2021

  59. [71]

    Hoang, A. T. et al. Low-temperature growth of MoS 2 on polymer and thin glass substrates for flexible electronics. Nat. Nanotechnol. 12, 1439-1447 (2023)

    2023

  60. [72]

    Zhao, J. et al. Integrated flexible and high‐quality thin film transistors based on monolayer MoS2. Adv. Electron. Mater. 3, 1500379 (2016)

    2016

  61. [73]

    Chang, H.-Y . et al. Large-area monolayer MoS 2 for flexible low-power RF nanoelectronics in the GHz regime. Adv. Mater 9, 1818-1823 (2016)

    2016

  62. [74]

    A., Proie, R

    Amani, M., Burke, R. A., Proie, R. M.&Dubey, M. Flexible integrated circuits and multifunctional electronics based on single atomic layers of MoS 2 and graphene . Nanotechnology 11, 115202 (2015)

    2015

  63. [75]

    Reato, E. et al. Zero‐bias power‐detector circuits based on MoS 2 field‐effect transistors on wafer‐scale flexible substrates. Adv. Mater. 48, 2108469 (2022)

    2022

  64. [76]

    Choi, M. et al. Flexible active -matrix organic light -emitting diode display enabled by MoS 2 thin-film transistor. Sci. Adv. 4, eaas8721 (2018)

    2018

  65. [77]

    Zou, Y . et al. Flexible high-temperature MoS2 field-effect transistors and logic gates. ACS Nano 13, 9627-9635 (2024)

    2024

  66. [78]

    Lee, G. -H. et al. Flexible and transpar ent MoS 2 field-effect transistors on hexagonal boron nitride-graphene heterostructures. ACS Nano 9, 7931-7936 (2013)

    2013

  67. [79]

    High‐performance flexible MoS 2 transistors using Au/Cr/Al/Au as source/drain electrodes

    Yang, H., Chen, X., Wu, D.&Fang, X. High‐performance flexible MoS 2 transistors using Au/Cr/Al/Au as source/drain electrodes. Adv. Electron. Mater. 12, 2300277 (2023)

    2023

  68. [80]

    Yoon, J. et al. Highly flexible and transparent multilayer MoS 2 transistors with graphene electrodes. Small 19, 3295-3300 (2013)

    2013

  69. [81]

    Salvatore, G. A. et al. Fabrication and transfer of flexible few-layers MoS2 thin film transistors to any arbitrary substrate. ACS Nano 10, 8809-8815 (2013)

    2013

  70. [82]

    Chang, H.-Y . et al. High-performance, highly bendable MoS2 transistors with high-k dielectrics for flexible low-power systems. ACS Nano 6, 5446-5452 (2013)

    2013

  71. [83]

    W.&Kim, S

    Naqi, M., Kim, B., Kim, S. W.&Kim, S. Pulsed gate switching of MoS 2 field‐effect transistor based on flexible polyimide substrate for ultrasonic detectors. Adv. Funct. Mater. 7, 2007389 (2021)

    2021

  72. [84]

    Aspiotis, N. et al. Large-area synthesis of high electrical performance MoS2 by a commercially scalable atomic layer deposition process. npj 2D Mater. Appl. 1, 18 (2023)

    2023

  73. [85]

    Li, X. et al. Van der waals epitaxial trilayer MoS2 crystals for high‐speed electronics. Adv. Funct. Mater. 46, 2208091 (2022)

    2022

  74. [86]

    Zheng, J. et al. High -mobility multilayered MoS 2 flakes with low contact resistance grown by chemical vapor deposition. Adv. Mater. 13, 1604540 (2017)

    2017

  75. [87]

    Liu, X. et al. A modified wrinkle-free MoS2 film transfer method for large area high mobility field-effect transistor. Nanotechnology 5, 055707 (2019)

    2019

  76. [88]

    Nakatani, M. et al. Ready -to-transfer two-dimensional materials using tunable adhesive force tapes. Nat. Electron. 2, 119-130 (2024)

    2024

  77. [89]

    Wang, Q. et al. Layer-by-layer epitaxy of multi-layer MoS2 wafers. Natl. Sci. Rev. 6, nwac077 (2022)

    2022

  78. [90]

    Mondal, A. et al. Low ohmic contact resistance and high on/off ratio in transition metal dichalcogenides field -effect transistors via resi due-free transfer. Nat. Nanotechnol. 1, 34 -43 (2024)

    2024

  79. [91]

    Li, L. et al. Batch fabrication of MoS2 devices directly on growth substrates by step engineering. Nano Res. 11, 12794-12799 (2023)

    2023

  80. [92]

    Li, T. et al. Epitaxial growth of wafer-scale molybdenum disulfide semiconductor single crystals on sapphire. Nat. Nanotechnol. 11, 1201-1207 (2021)

    2021

  81. [93]

    Meng, W. et al. Three -dimensional monolithic micro -LED display driven by atomically thin transistor matrix. Nat. Nanotechnol. 11, 1231-1236 (2021)

    2021

  82. [94]

    Li, W. et al. Uniform and ultrathin high-κ gate dielectrics for two-dimensional electronic devices. Nat. Electron. 12, 563-571 (2019)

    2019

  83. [95]

    Yu, H. et al. Wafer-scale growth and transfer of highly -oriented monolayer MoS 2 continuous films. ACS Nano 12, 12001-12007 (2017)

    2017

  84. [96]

    Wang, Q. et al. Wafer-scale highly oriented monolayer MoS2 with large domain sizes. Nano Lett. 10, 7193-7199 (2020)

    2020

  85. [97]

    Qin, B. et al. Interfacial epitaxy of multilayer rhombohedral transition -metal dichalcogenide single crystals. Science 6704, 99-104 (2024)

    2024

  86. [98]

    Dodda, A. et al. Active pixel sensor matrix based on monolayer MoS2 phototransistor array. Nat. Mater. 12, 1379-1387 (2022)

    2022

  87. [99]

    Kwon, J. et al. 200 -mm-wafer-scale integration of polycrystalline molybdenum disulfide transistors. Nat. Electron. 7, 356-364 (2024)

    2024

  88. [100]

    Desai, S. B. et al. Gold-mediated exfoliation of ultralarge optoelectronically-perfect monolayers. Adv. Mater 21, 4053-4058 (2016)

    2016

  89. [101]

    Ding, S. et al. Ag -assisted dry exfoliation of large -scale and continuous 2D monolayers. ACS Nano 1, 1195-1203 (2023)

    2023

  90. [102]

    Huang, Y . et al. Universal mechanical exfoliation of large-area 2D crystals. Nat. Commun. 1, 2453 (2020)

    2020

  91. [103]

    Brunetti, I. et al. Inkjet -printed low -dimensional materials -based complementary electronic circuits on paper. npj 2D Mater. Appl. 1, 85 (2021)

    2021

  92. [104]

    Piacentini, A. et al. Flexible complementary metal‐oxide‐semiconductor inverter based on 2D p‐type WSe2 and n‐type MoS2. Phys. Status. Solidi. A 10, 2300913 (2024)

    2024

  93. [105]

    F., Meyers, T.&Hilleringmann, U

    Vidor, F. F., Meyers, T.&Hilleringmann, U. Inverter circuits using ZnO nanoparticle based thin- film transistors for flexible electronic applications. Nanomaterials 9, 154 (2016)

    2016

  94. [106]

    Münzenrieder, N. et al. Flexible a-IGZO TFT amplifier fabricated on a free standing polyimide foil operating at 1.2 MHz while bent to a radius of 5 mm. 2012 International Electron Devices Meeting; 2012: IEEE; 2012. p. 5.2. 1-5.2. 4

    2012

  95. [107]

    Zysset, C. et al. IGZO TFT -based all-enhancement operational amplifier bent to a radius of 5 mm. IEEE Electron Device Lett. 11, 1394-1396 (2013)

    2013

  96. [108]

    P .&Klauk, H

    Zschieschang, U., Bader, V . P .&Klauk, H. Below-one-volt organic thin -film transistors with large on/off current ratios. Org. Electron. 49, 179-186 (2017)

    2017

  97. [109]

    Sugiyama, M. et al. An ultraflexible organic differential amplifier for recording electrocardiograms. Nat. Electron. 8, 351-360 (2019)

    2019

  98. [110]

    Guerin, M. et al. High-gain fully printed organic complementary circuits on flexible plastic foils. IEEE Trans. Electron Devices 10, 3587-3593 (2011)

    2011

  99. [111]

    Yang, C. Y . et al. Low‐power/high‐gain flexibl e complementary circuits based on printed organic electrochemical transistors. Adv. Electron. Mater. 3, 2100907 (2022)

    2022

  100. [112]

    Yao, Y . et al. Flexible complementary circuits operating at sub -0.5 V via hybrid organic – inorganic electrolyte-gated transistors. Proc. Natl. Acad. Sci. U.S.A. 44, e2111790118 (2021)

    2021

  101. [113]

    Gao, W. T. et al. Organic/inorganic hybrid low -voltage flexible oxide transistor gated with biodegradable electrolyte. Org. Electron. 82-88 (2018)

    2018

  102. [114]

    Honda, W. et al. High-performance, mechanically flexible, and vertically integrated 3D carbon nanotube and InGaZnO complementary circuits with a temperature sensor. Adv. Mater . 32, 4674-4680 (2015)

    2015

  103. [115]

    Large -scale complementary macroelectronics using hybrid integration of carbon nanotubes and IGZO thin -film transistors

    Chen, H., Cao, Y ., Zhang, J.&Zhou, C. Large -scale complementary macroelectronics using hybrid integration of carbon nanotubes and IGZO thin -film transistors. Nat. Commun. 1, 4097 (2014)

    2014

  104. [116]

    Cho, K. G. et al. Sub -2 V , transfer-stamped organic/inorganic complementary inverters based on electrolyte-gated transistors. ACS Appl. Mater. Interfaces 47, 40672-40680 (2018)

    2018

  105. [117]

    Das, T. et al. Highly flexible hybrid CMOS inverter based on Si nanomembrane and molybdenum disulfide. Small 41, 5720-5727 (2016)

    2016

  106. [118]

    Xiang, L. et al. Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces. Nat. Electron. 4, 237-245 (2018)

    2018

  107. [119]

    Huang, Q. et al. Intrinsically flexible all -carbon-nanotube electronics enabled by a hybrid organic–inorganic gate dielectric. npj Flexible Electron. 1, 61 (2022)

    2022

  108. [120]

    Ha, M. et al. Printed, sub-3V digital circuits on plastic from aqueous carbon nanotube inks. ACS Nano 8, 4388-4395 (2010)

    2010

  109. [121]

    Li, X. et al. Printed carbon nanotube thin film transistors based on perhydropolysilazane-derived dielectrics for low power flexible electronics. Carbon 191, 267-276 (2022)

    2022

  110. [122]

    Xu, W. et al. Flexible logic circuits b ased on top -gate thin film transistors with printed semiconductor carbon nanotubes and top electrodes. Nanoscale 24, 14891-14897 (2014)

    2014

  111. [123]

    Zhang, X. et al. Flexible CMOS‐like circuits based on printed P‐type and N‐type carbon nanotube thin‐film transistors. Small 36, 5066-5073 (2016)

    2016

  112. [124]

    Xiao, H. et al. Polarity tuning of carbon nanotube transistors by chemical doping for printed flexible complementary metal-oxide semiconductor (CMOS)-like inverters. Carbon 147, 566- 573 (2019)

    2019

  113. [125]

    Portilla, L. et al. Ambipolar deep-subthreshold printed-carbon-nanotube transistors for ultralow- voltage and ultralow-power electronics. ACS Nano 10, 14036-14046 (2020)

    2020

  114. [126]

    Gao, T. et al. Printed solid state electrolyte carbon nanotube thin film transistors for sub -1 V fully printed flexible CMOS inverters. J. Mater. Chem. C 21, 6852-6862 (2021)

    2021

  115. [127]

    Zhang, H. et al. High-performance carbon nanotube complementary electronics and integrated sensor systems on ultrathin plastic foil. ACS Nano 3, 2773-2779 (2018)

    2018

  116. [128]

    Jung, Y . et al. Improving the stability of R2R pr inted 1‐Bit code generator through spin‐coated multilayer‐encapsulation method. Macromol. Mater. Eng. 5, 1900867 (2020)

    2020

  117. [129]

    An amorphous-silicon operational amplifier and its application to a 4 -bit digital-to-analog converter

    Tarn, Y .-C., Ku, P.-C., Hsieh, H.-H.&Lu, L.-H. An amorphous-silicon operational amplifier and its application to a 4 -bit digital-to-analog converter. IEEE J. Solid-State Circuits 5, 1028-1035 (2010)

    2010

  118. [130]

    Kervran, Y . et al. Silicon: A flexible material for bendable electronics and sensors. 2016 31st Symposium on Microelectronics Technology and Devices (SBMicro); 2016: IEEE; 2016. p. 1 - 8

    2016

  119. [131]

    Multi-project wafers for flexible thin -film electronics by independent foundries

    Çeliker, H., Dehaene, W.&Myny, K. Multi-project wafers for flexible thin -film electronics by independent foundries. Nature 8011, 335-340 (2024)

    2024

Pith tools

Reviewed August 10, 2026 · model on record in the stance chip above.