REVIEW 4 cited by
Resource-Aware Pareto-Optimal Automated Machine Learning Platform
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
read the original abstract
In this study, we introduce a novel platform Resource-Aware AutoML (RA-AutoML) which enables flexible and generalized algorithms to build machine learning models subjected to multiple objectives, as well as resource and hard-ware constraints. RA-AutoML intelligently conducts Hyper-Parameter Search(HPS) as well as Neural Architecture Search (NAS) to build models optimizing predefined objectives. RA-AutoML is a versatile framework that allows user to prescribe many resource/hardware constraints along with objectives demanded by the problem at hand or business requirements. At its core, RA-AutoML relies on our in-house search-engine algorithm,MOBOGA, which combines a modified constraint-aware Bayesian Optimization and Genetic Algorithm to construct Pareto optimal candidates. Our experiments on CIFAR-10 dataset shows very good accuracy compared to results obtained by state-of-art neural network models, while subjected to resource constraints in the form of model size.
Forward citations
Cited by 4 Pith papers
-
Real-time processing of analog signals on accelerated neuromorphic hardware
Direct analog microphone signals injected into BrainScaleS-2 neuron circuits localize transient sounds via a Jeffress-model spiking network and drive a servo motor on-chip.
-
Minimal Neuron Circuits -- Part I: Resonators
Three new minimal spiking neuron circuits are shown in simulation to reproduce the resonating, spike-generating behavior of the I_Na,p+I_K model by using type-N negative differential resistance devices as sodium channels.
-
Fused-MemBrain: a spiking processor combining CMOS and self-assembled memristive networks
A simulation-based proposal for a 'Fused-MemBrain' chip where CMOS neurons communicate through a self-assembled memristive plexus, replacing engineered synaptic connections.
-
Spiking Neural Networks for Inference and Learning: A Memristor-based Design Perspective
A review of memristor-compatible learning for spiking neural networks, centered on device-aware three-factor plasticity rules with pulse-count updates derived from a fitted RRAM conductance model.
Discussion (0). Continue with ORCID to comment.