Enhances VTR for multi-die FPGA routing modeling and reports that suitable 3D architectures achieve up to 14% wirelength reduction and 6% CPD improvement over 2D while remaining routable.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Modeling, Optimizing and Exploring Multi-Die FPGA Routing Architectures
Enhances VTR for multi-die FPGA routing modeling and reports that suitable 3D architectures achieve up to 14% wirelength reduction and 6% CPD improvement over 2D while remaining routable.