Cerberus unifies on-die, link, and system ECC layers via an Encode-Once Decode-Many architecture to improve resilience and cut redundant overhead.
A 16 GB 1024 GB/s HBM3 DRAM With Source-Synchronized Bus Design and On-Die Error Control Scheme for Enhanced RAS Features,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
Cerberus unifies on-die, link, and system ECC layers via an Encode-Once Decode-Many architecture to improve resilience and cut redundant overhead.