The reviewed record of science sign in
Pith

arxiv: 2207.06245 · v2 · pith:3C5E3HJF · submitted 2022-07-13 · eess.SP · cs.NE

Hitless memory-reconfigurable photonic reservoir computing architecture

Reviewed by Pith T0 review T1 audit T2 compute T3 formal T4 kernel pith:3C5E3HJFrecord.jsonopen to challenge →

classification eess.SP cs.NE
keywords reservoircapacitycomputingmemorysystemallowsarchitectureimplementations
0
0 comments X
read the original abstract

Reservoir computing is an analog bio-inspired computation model for efficiently processing time-dependent signals, the photonic implementations of which promise a combination of massive parallel information processing, low power consumption, and high speed operation. However, most implementations, especially for the case of time-delay reservoir computing (TDRC), require signal attenuation in the reservoir to achieve the desired system dynamics for a specific task, often resulting in large amounts of power being coupled outside of the system. We propose a novel TDRC architecture based on an asymmetric Mach-Zehnder interferometer (MZI) integrated in a resonant cavity which allows the memory capacity of the system to be tuned without the need for an optical attenuator block. Furthermore, this can be leveraged to find the optimal value for the specific components of the total memory capacity metric. We demonstrate this approach on the temporal bitwise XOR task and conclude that this way of memory capacity reconfiguration allows optimal performance to be achieved for memory-specific tasks.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.