The reviewed record of science sign in
Pith

arxiv: 2310.07824 · v1 · pith:SRO4MCPP · submitted 2023-10-11 · cs.NE · cond-mat.supr-con

An On-Chip Trainable Neuron Circuit for SFQ-Based Spiking Neural Networks

Reviewed by Pith T0 review T1 audit T2 compute T3 formal T4 kernel pith:SRO4MCPPrecord.jsonopen to challenge →

classification cs.NE cond-mat.supr-con
keywords circuitneurontrainablenetworksneuralon-chipspikingstructure
0
0 comments X
read the original abstract

We present an on-chip trainable neuron circuit. Our proposed circuit suits bio-inspired spike-based time-dependent data computation for training spiking neural networks (SNN). The thresholds of neurons can be increased or decreased depending on the desired application-specific spike generation rate. This mechanism provides us with a flexible design and scalable circuit structure. We demonstrate the trainable neuron structure under different operating scenarios. The circuits are designed and optimized for the MIT LL SFQ5ee fabrication process. Margin values for all parameters are above 25\% with a 3GHz throughput for a 16-input neuron.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.