Hardware-oriented Approximation of Convolutional Neural Networks
read the original abstract
High computational complexity hinders the widespread usage of Convolutional Neural Networks (CNNs), especially in mobile devices. Hardware accelerators are arguably the most promising approach for reducing both execution time and power consumption. One of the most important steps in accelerator development is hardware-oriented model approximation. In this paper we present Ristretto, a model approximation framework that analyzes a given CNN with respect to numerical resolution used in representing weights and outputs of convolutional and fully connected layers. Ristretto can condense models by using fixed point arithmetic and representation instead of floating point. Moreover, Ristretto fine-tunes the resulting fixed point network. Given a maximum error tolerance of 1%, Ristretto can successfully condense CaffeNet and SqueezeNet to 8-bit. The code for Ristretto is available.
This paper has not been read by Pith yet.
Forward citations
Cited by 2 Pith papers
-
Evolutionary fine tuning of quantized convolution-based deep learning models
Evolutionary fine-tuning of select weights in pre-quantized convolutional networks improves accuracy over standard rounding for VGG, ResNet, and autoencoder models.
-
FusionAccel: A General Re-configurable Deep Learning Inference Accelerator on FPGA for Convolutional Neural Networks
FusionAccel is a scalable, runtime-reconfigurable RTL CNN inference accelerator implemented and verified on Xilinx Spartan-6 FPGA with results identical to Caffe-CPU and designed for ASIC migration.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.