REVIEW 4 cited by
Learning to Optimize Tensor Programs
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
read the original abstract
We introduce a learning-based framework to optimize tensor programs for deep learning workloads. Efficient implementations of tensor operators, such as matrix multiplication and high dimensional convolution, are key enablers of effective deep learning systems. However, existing systems rely on manually optimized libraries such as cuDNN where only a narrow range of server class GPUs are well-supported. The reliance on hardware-specific operator libraries limits the applicability of high-level graph optimizations and incurs significant engineering costs when deploying to new hardware targets. We use learning to remove this engineering burden. We learn domain-specific statistical cost models to guide the search of tensor operator implementations over billions of possible program variants. We further accelerate the search by effective model transfer across workloads. Experimental results show that our framework delivers performance competitive with state-of-the-art hand-tuned libraries for low-power CPU, mobile GPU, and server-class GPU.
Forward citations
Cited by 4 Pith papers
-
Transition-Aware Backend Dispatch for Edge LLM Inference
Transition-aware backend dispatch—conditioning each operator's backend choice on the previous backend—reduces replayed latency, energy, and EDP by up to 17.4%, 14.4%, and 28.5% versus static assignment in seven edge-L...
-
Tensor Program Optimization for the RISC-V Vector Extension Using Probabilistic Programs
Integrating RVV tensor intrinsics into TVM's MetaSchedule autotuner yields AI kernels that are 29-50% faster than hand-written muRISCV-NN and 35-46% faster than compiler autovectorization on tested RVV 1.0 hardware.
-
Pearl: Automatic Code Optimization Using Deep Reinforcement Learning
An RL agent with a graph neural network learns loop nest optimizations for the Tiramisu compiler and generalizes to unseen benchmarks, reporting 2.02x and 3.36x geometric mean speedups over Tiramisu and Pluto.
-
A Multi-level Compiler Backend for Accelerated Micro-kernels Targeting RISC-V ISA Extensions
A multi-level MLIR/xDSL backend for the Snitch RISC-V accelerator reaches up to 95% FPU utilization on micro-kernels and 90% when lowered from linalg, without register spilling.
Discussion (0). Continue with ORCID to comment.