Pith. sign in

REVIEW 2 cited by

Ithemal: Accurate, Portable and Fast Basic Block Throughput Estimation using Deep Neural Networks

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1808.07412 v2 pith:BLUXQP5D submitted 2018-08-21 cs.DC cs.LGstat.ML

classification cs.DCcs.LGstat.ML
keywords ithemalthroughputprocessorblockinstructionspredictaccurateanalytical
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Predicting the number of clock cycles a processor takes to execute a block of assembly instructions in steady state (the throughput) is important for both compiler designers and performance engineers. Building an analytical model to do so is especially complicated in modern x86-64 Complex Instruction Set Computer (CISC) machines with sophisticated processor microarchitectures in that it is tedious, error prone, and must be performed from scratch for each processor generation. In this paper we present Ithemal, the first tool which learns to predict the throughput of a set of instructions. Ithemal uses a hierarchical LSTM--based approach to predict throughput based on the opcodes and operands of instructions in a basic block. We show that Ithemal is more accurate than state-of-the-art hand-written tools currently used in compiler backends and static machine code analyzers. In particular, our model has less than half the error of state-of-the-art analytical models (LLVM's llvm-mca and Intel's IACA). Ithemal is also able to predict these throughput values just as fast as the aforementioned tools, and is easily ported across a variety of processor microarchitectures with minimal developer effort.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Specification Generation for Neural Networks in Systems

    cs.AI 2024-12 conditional novelty 6.0 of 10

    SpecTRA generates specifications for neural networks in adaptive bitrate and congestion control by clustering observations from trusted reference algorithms.

  2. Performance Debugging through Microarchitectural Sensitivity and Causality Analysis

    cs.DC 2024-12 conditional novelty 6.0 of 10

    Gus identifies CPU bottlenecks by simulating sensitivity to component speeds and tracing which instructions caused the delays.

Pith tools