Pith. sign in

REVIEW 2 cited by

High Performance Code Generation in MLIR: An Early Case Study with GEMM

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2003.00532 v1 pith:PWW7AQA6 submitted 2020-03-01 cs.PF

classification cs.PF
keywords codeinfrastructuremlirarticlecasecompilerearlygeneration
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

This article is primarily meant to present an early case study on using MLIR, a new compiler intermediate representation infrastructure, for high-performance code generation. Aspects of MLIR covered in particular include memrefs, the affine dialect, and polyhedral utilities and pass infrastructure surrounding those. This article is also aimed at showing the role compiler infrastructure could play in generating code that is competitive with highly tuned manually developed libraries, albeit in a more modular, reusable, and automatable way.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. A Multi-level Compiler Backend for Accelerated Micro-kernels Targeting RISC-V ISA Extensions

    cs.PL 2025-02 conditional novelty 6.0 of 10

    A multi-level MLIR/xDSL backend for the Snitch RISC-V accelerator reaches up to 95% FPU utilization on micro-kernels and 90% when lowered from linalg, without register spilling.

  2. FluidML: Fast and Memory Efficient Inference Optimization

    cs.LG 2024-11 reject novelty 5.0 of 10

    FluidML combines graph splitting, dynamic programming, and greedy memory allocation to optimize ML inference memory layout, but its reported improvements are inconsistent across models and its headline numbers contrad...

Pith tools