REVIEW 4 cited by
Composable and Modular Code Generation in MLIR: A Structured and Retargetable Approach to Tensor Compiler Construction
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
read the original abstract
Despite significant investment in software infrastructure, machine learning systems, runtimes and compilers do not compose properly. We propose a new design aiming at providing unprecedented degrees of modularity, composability and genericity. This paper discusses a structured approach to the construction of domain-specific code generators for tensor compilers, with the stated goal of improving the productivity of both compiler engineers and end-users. The approach leverages the natural structure of tensor algebra. It has been the main driver for the design of progressive lowering paths in \MLIR. The proposed abstractions and transformations span data structures and control flow with both functional (SSA form) and imperative (side-effecting) semantics. We discuss the implications of this infrastructure on compiler construction and present preliminary experimental results.
Forward citations
Cited by 4 Pith papers
-
E-Graphs as a Persistent Compiler Abstraction
E-graphs become first-class compiler IR via the eqsat dialect, enabling persistent equality saturation; a partial Herbie reimplementation matches accuracy but is ~400× slower.
-
Correct but Slow: An Empirical Study of the GPU Kernel Evaluation Gap in Modern Domain-Specific Languages
Correctness-only evaluation of Triton and TileLang kernels admits slowdowns over 300× versus library baselines; library-relative efficiency and roofline utilization flag all such failures in a 22-kernel suite.
-
A Multi-level Compiler Backend for Accelerated Micro-kernels Targeting RISC-V ISA Extensions
A multi-level MLIR/xDSL backend for the Snitch RISC-V accelerator reaches up to 95% FPU utilization on micro-kernels and 90% when lowered from linalg, without register spilling.
-
Nova: An End-to-End MLIR Compiler for Deep Learning
A search-free MLIR compiler that fuses whole training steps outperforms PyTorch by up to ~10% and cuts memory by up to 29%, fitting 144M-parameter MLPs on a 12 GB GPU.
Discussion (0). Continue with ORCID to comment.