Pith. sign in

REVIEW 4 major objections 7 minor 2 cited by

KVPR: Efficient LLM Inference with I/O-Aware KV Cache Partial Recomputation

T0 review · 4 major / 7 minor · reviewed 2026-08-12 · deepseek-v4-flash

Pith's one-line read KVPR claims exact-attention LLM decoding can hide KV cache transfer behind GPU recomputation.

desk verdict A solid scheduling idea for KV-cache offloading, with fixable but real inconsistencies and an unmeasured one-time cost. read the letter →

arxiv 2411.17089 v2 pith:OKGUPZFP submitted 2024-11-26 cs.LG cs.DCcs.PF

classification cs.LGcs.DCcs.PF
keywords KVcacheoffloadingLLMinferencepartialrecomputationPCIebandwidthCPU-GPUoverlaplinearprogrammingschedulingdecodinglatencythroughputoptimization
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

KVPR addresses the slowdown that occurs when an LLM's KV cache is too large for GPU memory and must be fetched from CPU memory over PCIe. The paper's central proposal is to stop sending the whole cache: the CPU first sends only the input activations for a prefix of the sequence, the GPU recomputes those keys and values, and meanwhile the rest of the cache streams over. The split point between recomputed and transferred data is chosen by a one-variable linear program so that GPU recomputation and PCIe transfer finish at nearly the same time. Because the recomputed and transferred KV pairs are identical to the original ones, attention output stays exact. The authors report up to 35.8% lower decoding latency and 46.2% higher throughput than existing offloading systems, which matters for affordable long-context inference on a single GPU.

What carries the argument

The load-bearing object is the split-point variable $l$ together with the linear program in Eqs. (6)-(11). For a layer with batch size $b$, hidden dimension $h$, and current sequence length $s'$, the LP computes that transferring $l$ activations costs $b \times l \times h \times p$ bytes and recomputing their KV pairs costs $4 \times b \times l \times h^2$ FLOPs, while the remaining cache costs $2 \times b \times (s'-l) \times h \times p$ bytes. It then chooses $l$ so that recomputation time and residual transfer time balance inside the max in Eq. (10), making the per-layer time as small as possible. The machinery also includes a fine-grained MHA pipeline that prioritises loading $W_K$ and $W_V$ over $W_Q$ and $W_O$, so that KV recomputation overlaps weight loading and the method never falls behind a weight-loading-bound baseline.

What would settle it

Run KVPR on a machine with shared or fluctuating PCIe bandwidth and compare the measured per-token decoding time against the LP's predicted $t^i$; if the measured time exceeds the predicted $\max$ of recomputation and transfer by more than the profiled constant, the full-overlap assumption fails. A direct check is the GPU idle fraction during decoding: the model assumes near-zero idle, so a workload that pushes utilization back below the FlexGen level would falsify the central claim.

Watch

Extended reading notes

Core claim

On its own terms, the paper claims that the optimal way to load an offloaded KV cache is a per-step split: transfer activations for the first $l$ tokens, recompute their $K$ and $V$ on the GPU, and transfer the remaining $KV$ pairs concurrently. The value of $l$ comes from minimizing the per-layer time $t^i = M_{X^i[0:l]}/v_{\text{com}} + \max(t^i_{\text{recomp}}, M_{KV^i[l:s']}/v_{\text{com}})$, where the two memory terms are the activation bytes and the residual cache bytes. KVPR's runtime overlaps six data movements with CUDA streams and double buffering, including a fine-grained MHA pipeline that loads $W_K$ and $W_V$ before $W_Q$ and $W_O$ so recomputation can start early. The paper reports that this raises average GPU utilization during decoding from 85% to 99% compared with FlexGen while keeping peak GPU memory unchanged.

Load-bearing premise

The speedup rests on assuming that activation transfer, residual KV cache transfer, and GPU recomputation overlap without slowing each other down, using speeds profiled once at startup; if PCIe contention or other interference breaks that overlap, the linear-program split point is no longer near-optimal and the reported gains shrink.

Editorial extensions

If this is right

  • Because recomputation reproduces the original KV pairs exactly, the attention output is bit-identical to full cache transfer, so no quality loss is introduced by the overlap.
  • The optimal recomputed fraction grows with sequence length and batch size, meaning KVPR's benefit increases in exactly the regimes where PCIe transfer would otherwise dominate.
  • KV cache compression composes with the schedule: with 4-bit quantized cache the transferred bytes shrink and decoding throughput rises further, as the paper's compression experiments show.
  • Removing the need for CPU-side attention computation lets a single CPU host serve more GPUs before the CPU becomes the bottleneck, as the paper's multi-process comparison with FastDecode suggests.
  • The same split-point formulation covers both row-by-row latency-oriented decoding and column-by-column throughput-oriented serving, so one scheduler serves both objectives.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • A natural extension the paper leaves implicit is re-solving the linear program online: since $s'$ grows every step and the LP has a single integer variable, dynamic profiling could track PCIe bandwidth drift in multi-tenant servers at negligible cost.
  • The same trade-off equation would apply to disk or network-backed KV caches with a lower $v_{\text{com}}$, so KVPR-style partial recomputation could hide remote fetch latency rather than only PCIe latency.
  • The constant $v_{\text{gpu}}$ assumption could be relaxed to a length-dependent recomputation speed; the one-variable LP structure makes that relaxation a drop-in change.
  • Because KVPR never approximates attention, it can be layered under approximate KV-cache methods (eviction or quantization): those methods shrink what must move, while KVPR hides whatever movement remains.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

4 major / 7 minor

Summary. The paper proposes KVPR, a CPU-GPU offloaded LLM inference method that avoids transferring the entire KV cache from CPU memory to the GPU. Instead, the CPU sends a prefix of per-layer activations, the GPU recomputes the corresponding KV pairs, and the remaining KV cache is transferred asynchronously while recomputation proceeds. The split point is chosen by a linear program whose objective is a simple per-layer time model balancing activation transfer, KV transfer, and recomputation. The runtime uses CUDA streams and double buffering to overlap weight loading, activation loading, KV loading, and computation. Experiments on OPT and LLaMa models report up to 35.8% lower decode latency and 46.2% higher decode throughput relative to DeepSpeed Inference, Hugging Face Accelerate, and FlexGen, with a GitHub code release.

Significance. If the reported gains hold in end-to-end inference, KVPR is a practically valuable and orthogonal optimization for single-GPU CPU-offloaded LLM decoding: it preserves exact attention, avoids dependence on CPU computation throughput, and is compatible with KV-cache compression. The paper's strengths include a clearly stated mechanism, a simple and mostly explicit performance model, consistent positive results across models and batch sizes, an ablation, a low-end-GPU study, and publicly available code. The scheduler is not circular, since it is driven by independently profiled hardware speeds (v_gpu, v_com) rather than by the paper's final metrics. The main gap is that the reported benefits are decode-only metrics, while the method's activation-storage mechanism may impose a one-time cost during prefill that is not accounted for in Eq. (10) or in the experiments; several internal inconsistencies in the split-point constraint and in the hiding ablation also need to be resolved before the central claims are fully supported.

major comments (4)
  1. [Sec. 3.2, Eq. (10), and Sec. 4] The scheduling objective charges only the CPU-to-GPU activation transfer M_X[0:l]/v_com for the recomputed prefix. It does not include the GPU-to-CPU store of layer activations, the prefill-time cost of materializing X_i[0:l] for all layers, or the CPU/GPU memory needed to hold them. Algorithm 1 and Figure 10 do list store_activation, and Figure 10 shows it as a non-negligible runtime component, so the cost exists in the implementation. Because the latency experiments in Sec. 4 report only decoding time and assert that 'KVPR does not impact prefilling performance' without measuring prefill, the reported 35.8% decode-latency reduction does not by itself establish an end-to-end speedup. The authors should add the activation-store term to Eq. (10), report prefill and end-to-end latency, or demonstrate analytically and experimentally that activation storage is fully overlapped with prefill compute.
  2. [Sec. 3.2, Eq. (11), and Appendix A.4] The LP constraint 0 ≤ l ≤ s uses s, the prompt length, but the scheduler is supposed to recompute a prefix of the current sequence of length s′, which grows during generation. The reported optimal values in Figure 12 are inconsistent with the printed constraint: for a prompt length of 128, l = 182 at generation length 1 and l rises above 200 as generation proceeds, which also violates the natural bound l ≤ s′. The text further says l 'increases to 128' from 182, which is a monotonicity error. The LP formulation and the split-point reporting need to be made internally consistent and reproducible; as written, the scheduler's advertised optima cannot be reproduced from the stated constraints.
  3. [Sec. 4.5, Table 2] The hiding-recomputation ablation does not support the surrounding claims. At batch size 1, KVPR without hiding is already faster than FlexGen (1.749 s vs. 1.761 s), contradicting the sentence 'FlexGen can outperform KVPR without hiding.' More seriously, KVPR with hiding is slower than FlexGen at every batch size (for example, 1.774 s vs. 1.761 s at batch 1 and 43.945 s vs. 41.210 s at batch 32), and it is also slower than KVPR without hiding at most batch sizes. This directly contradicts the statement that 'KVPR ensures performance that is no worse than FlexGen' in the weight-loading-bound regime. The table values, the column labels, or the narrative must be corrected; as printed, this ablation undermines the fine-grained-pipeline claim.
  4. [Sec. 3.2 and Sec. 4.2] Eq. (10) contains no weight-loading term, even though the throughput-oriented experiments (column-by-column schedule, weights offloaded) and the Table 2 ablation explicitly transfer MHA weights over PCIe. The LP therefore cannot choose a split point that accounts for the potentially dominant weight-transfer time in these regimes; the fine-grained pipeline in Sec. 3.3 addresses the issue heuristically after the fact. The authors should either extend the objective to include weight loading or restrict the optimality claim to settings in which weights remain resident on the GPU.
minor comments (7)
  1. [Sec. 3.2, Eq. (6)] The quantity p in Eq. (6) is not defined in the main text; it should be stated as the number of bytes per element (e.g., 2 for FP16).
  2. [Sec. 4.3, Figure 8] The legend entries 'KVPR (C)', 'FlexGen (C)', 'KVPR (M)', and 'FlexGen (M)' are not explained; the caption should define C and M (presumably compute and memory utilization).
  3. [Sec. 4.4] The KV-cache compression experiment uses 4-bit quantization but reports only throughput; since the paper emphasizes that KVPR produces exact attention, this subsection should either report the accuracy/quality impact of the quantized KV cache or explicitly state that compression is an orthogonal optional component outside the exactness claim.
  4. [Appendix A.1/Fig. 11] The appendix is referenced as Appendix A.1, but the scheduling figures appear before the appendix sections in the compiled text; the cross-reference numbering should be checked for consistency.
  5. [Sec. 7] The paper acknowledges that profiling is only performed at startup, but the optimality claim depends on static v_gpu and v_com values; a sensitivity analysis (e.g., perturbing the profiled values and re-measuring throughput) would strengthen the robustness argument.
  6. [Algorithm 1] The innermost loop issues load, compute, and store operations with only a final synchronize(); the ordering and stream-assignment guarantees that make store_activation(i, j, k−1) safe with respect to compute(i, j, k) should be stated explicitly.
  7. [Sec. 4.1 and 4.2] All latency and throughput numbers are reported as averages over five runs without error bars or variance; adding standard deviations would be helpful.

Circularity Check

0 steps flagged · score 0.0 of 10

No significant circularity: KVPR's split-point optimizer is an LP over profiled hardware speeds, and the reported speedups are validated against external baselines.

full rationale

The central derivation is the scheduler's linear program in Eqs. (6)-(11), which minimizes the modeled per-layer time t^i as a function of the recomputation length l, using profiled hardware speeds v_gpu and v_com. These constants are system characteristics collected by the profiler, not the paper's reported latency or throughput numbers, so the optimizer is not fitting the experimental outcome. The claim of exact attention follows directly from Eq. (7): recomputing K^i[0:l] and V^i[0:l] from the same input activations X^i[0:l] with the same projection matrices W_K^i and W_V^i reproduces the stored KV entries by construction, which is a mathematical identity rather than a circular prediction. The experimental evaluation compares KVPR against Hugging Face Accelerate, DeepSpeed Inference, and FlexGen as external baselines, so the reported speedups are independent validation rather than a renamed fit. The paper's own limitation that profiling is performed only at startup (Section 7) is a robustness concern under dynamic hardware conditions, not a circularity: it does not make the derivation depend on its own conclusion. Similarly, the skeptic's observation that Eq. (10) omits the activation-store cost is a potential performance-model gap, but it is not an input-output equivalence and therefore does not meet the threshold for circularity. There are no load-bearing self-citations: the only Jiang et al. reference is to Neo (Xuanlin Jiang et al.), which has no author overlap with the present paper, and no uniqueness theorem or ansatz is imported from the authors' prior work. Overall, the derivation chain is self-contained: a profiled hardware model produces a split point, and the measured gains are checked against unrelated systems.

Assumptions & free parameters 2 free parameters · 4 assumptions · 0 invented entities

The central schedule depends on a small performance model (Eqs. 6-11). The only fitted-style inputs are profiled v_gpu and v_com hardware throughputs, which are measured on the target machine rather than fit to the reported latency/throughput gains. The model additionally assumes clean overlap of transfers and kernels, constant profiled speeds during generation, and that per-layer time can be optimized through the single variable l; Section 7 acknowledges the static-profiling limitation. No new physical entities are introduced.

free parameters (2)
  • v_gpu (GPU compute throughput) = profiled, e.g., A100 FP16 peak
    Used in Eq. (9) to convert KV recomputation FLOPs into time; measured by the profiler, not fit to the paper's latency or throughput claims.
  • v_com (PCIe transfer bandwidth) = profiled, e.g., 32 GB/s PCIe 4.0 x16
    Used in Eq. (10) for activation and KV cache transfer time; measured on the target system and assumed constant during generation.
assumptions (4)
  • domain assumption KV cache recomputation from X[0:l] via X W_K and X W_V reproduces exactly the cached K and V values (Eq. 7).
    The claim of exact attention depends on this linear identity; it is mathematically true for the same weights and precision, so the main risk is numerical rather than conceptual.
  • domain assumption PCIe transfers and GPU kernels can run concurrently without mutual interference, so the max() overlap in Eq. (10) is valid.
    Section 3.3 assumes CUDA streams and pinned memory give clean overlap; contention on PCIe or kernel launch overhead is not modeled.
  • domain assumption Profiled v_com and v_gpu remain constant for the whole generation.
    Section 7 states profiling is done only at startup and static conditions are assumed, which can break under multi-tenant or otherwise dynamic load.
  • ad hoc to paper Per-layer time t_i depends only on the chosen recompute length l; weight loading, attention, FFN, and store operations are excluded from the objective in Eq. (10).
    The LP minimizes only activation/recompute/transfer terms; the fine-grained weight-loading pipeline is described qualitatively and is not part of the formal objective.

how reviews work

0 comments
Cite this review

Pith. "Pith review of KVPR: Efficient LLM Inference with I/O-Aware KV Cache Partial Recomputation." pith.science (2026). https://pith.science/paper/OKGUPZFP

@misc{pith2026241117089,
  author       = {Pith},
  title        = {Pith review of: KVPR: Efficient LLM Inference with I/O-Aware KV Cache Partial Recomputation},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/OKGUPZFP}},
  note         = {Machine review of arXiv:2411.17089}
}
read the original abstract

Inference for Large Language Models (LLMs) is computationally demanding. To reduce the cost of auto-regressive decoding, Key-Value (KV) cache is used to store intermediate activations, which significantly lowers the computational overhead for token generation. However, the memory required for the KV cache grows rapidly, often exceeding the capacity of GPU memory. A cost-effective alternative is to offload KV cache to CPU memory, which alleviates GPU memory pressure, but shifts the bottleneck to the limited bandwidth of the PCIe connection between the CPU and GPU. Existing methods attempt to address these issues by overlapping GPU computation with I/O or employing CPU-GPU heterogeneous execution, but they are hindered by excessive data movement and dependence on CPU capabilities. Fully overlapping PCIe communication latency gets challenging as the size of the KV cache grows and/or the GPU compute capabilities increase. In this paper, we introduce KVPR, an efficient I/O-aware LLM inference method where the CPU first transfers a partial set of activations, from which the GPU can start recomputing the KV cache values. While the GPU recomputes the partial KV cache, the remaining portion of the KV cache is transferred concurrently from the CPU. This approach overlaps GPU recomputation with KV cache transfer to minimize idle GPU time and maximize inference performance. KVPR is fully automated by integrating a profiler module that utilizes input characteristics and system hardware information, a scheduler module to optimize the distribution of computation and communication workloads, and a runtime module to efficiently execute the derived execution plan. Experimental results show that KVPR achieves up to 35.8% lower latency and 46.2% higher throughput during decoding compared to state-of-the-art approaches. The code is available at https://github.com/chaoyij/KVPR.

Figures

Figures reproduced from arXiv: 2411.17089 by the authors.

Figure 1
Figure 1. LLM inference system with an A100 GPU. of the system (Zhao et al., 2024a). Model Hidden Dim KV Cache (MB) PCIe Latency (ms) Comp. Latency (ms) OPT-6.7B 4,096 512 15.6 0.3509 OPT-13B 5,120 640 19.5 0.4388 OPT-30B 7,168 896 27.3 0.6143 [PITH_FULL_IMAGE:figures/full_fig_p002_1.png] view at source ↗
Figure 2
Figure 2. Design overview of KVPR. User configuration and profiling inform the scheduler, which computes an [PITH_FULL_IMAGE:figures/full_fig_p004_2.png] view at source ↗
Figure 3
Figure 3. (a), where both the KV cache and model weights are offloaded to CPU memory. The re￾quired data are transferred asynchronously over PCIe to the GPU for executing the MHA and FFN blocks. Storing newly generated KV pairs to CPU memory is omitted from the figure for simplicity. Since the KV cache is larger in size compared to the MHA weights, it arrives at the GPU later during the asynchronous transfer. The pipeline is … view at source ↗
Figures from the paper (10 more)
Figure 4
Figure 4. Figure 4: Offloading pipeline for column-wise schedul [PITH_FULL_IMAGE:figures/full_fig_p005_4.png]
Figure 5
Figure 5. Figure 5: Comparison of offloading pipelines with dif [PITH_FULL_IMAGE:figures/full_fig_p006_5.png]
Figure 6
Figure 6. Figure 6: Throughput comparison for various models and configurations. [PITH_FULL_IMAGE:figures/full_fig_p007_6.png]
Figure 7
Figure 7. Figure 7: Decoding latency for a single batch of size 64 [PITH_FULL_IMAGE:figures/full_fig_p007_7.png]
Figure 8
Figure 8. Figure 8: Computation and memory resource usage of [PITH_FULL_IMAGE:figures/full_fig_p008_8.png]
Figure 9
Figure 9. Figure 9: Decoding throughput improvement with KV cache compression enabled on OPT-13B model. 4.5 Ablation Study Hiding KV cache partial recomputation. To eval￾uate the effectiveness of the fine-grained offload￾ing pipeline that overlaps KV cache recomputation with weight loadin…
Figure 11
Figure 11. Figure 11: Two different scheduling methods, with ar [PITH_FULL_IMAGE:figures/full_fig_p012_11.png]
Figure 12
Figure 12. Figure 12: Optimal KV cache split points l over the generation process. A.5 System Performance with a Low-end GPU To further demonstrate the adaptability of KVPR, we evaluate it on a low-end system with an AMD EPYC 32-Core CPU and an NVIDIA Quadro RTX 5000 GPU (16 GB HBM, 89.2 T…
Figure 14
Figure 14. Figure 14: demonstrates that while FastDecode suffers a significant decline in throughput as the number of processes increases, KVPR exhibits bet￾ter scalability, maintaining stable performance in systems with a single CPU and multiple GPUs. 1 2 4 8 20 30 40 Number of concurrent…
Figure 13
Figure 13. Figure 13: Decoding throughput for a single batch of [PITH_FULL_IMAGE:figures/full_fig_p014_13.png]

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Learn from the Past: Fast Sparse Indexing for Large Language Model Decoding

    cs.LG 2025-05 reject novelty 5.0 of 10

    LFPS predicts which KV cache positions a decoder will attend to by reusing historical vertical and slash patterns plus local expansion, then runs exact Top-k only on the predicted candidate set.

  2. A Survey on Large Language Model Acceleration based on KV Cache Management

    cs.AI 2024-12 conditional novelty 4.0 of 10

    A survey that classifies KV cache management techniques for faster LLM inference into token-level, model-level, and system-level categories, with benchmark resources.

Reference graph

Works this paper leans on

13 extracted references · 6 canonical work pages · cited by 2 Pith papers

  1. [3]

    Preprint, arXiv:2403.11421

    Fastdecode: High- throughput gpu-efficient llm serving using heteroge- neous pipelines. Preprint, arXiv:2403.11421. Coleman Richard Charles Hooper, Sehoon Kim, Hiva Mohammadzadeh, Michael W. Mahoney, Sophia Shao, Kurt Keutzer, and Amir Gholami

  2. [4]

    Preprint, arXiv:2411.01142

    Neo: Saving gpu memory cri- sis with cpu offloading for online llm inference. Preprint, arXiv:2411.01142. Woosuk Kwon, Zhuohan Li, Siyuan Zhuang, Ying Sheng, Lianmin Zheng, Cody Hao Yu, Joseph Gon- zalez, Hao Zhang, and Ion Stoica

  3. [5]

    Seq len 256/32 256/128 512/32 512/128 1024/32 1024/128 FlexGen 50.057 46.779 29.614 28.650 15.778 16.194 KVPR 53.976 49.860 33.666 32.277 18.285 18.108 Table 5: Throughput (tokens/s) comparison on a low- end GPU system. A.6 Additional Experimental Results on LLaMa Models In addition to the OPT models discussed in Sec- tion 4, we conduct further experiment...

  4. [6]

    Preprint, arXiv:2303.08774

    Gpt-4 technical report. Preprint, arXiv:2303.08774. Daon Park and Bernhard Egger

  5. [7]

    In Proceedings of the 2024 International Conference on Parallel Architectures and Compila- tion Techniques, pages 233–245

    Improving throughput-oriented llm inference with cpu compu- tations. In Proceedings of the 2024 International Conference on Parallel Architectures and Compila- tion Techniques, pages 233–245. Ying Sheng, Lianmin Zheng, Binhang Yuan, Zhuohan Li, Max Ryabinin, Beidi Chen, Percy Liang, Christo- pher Ré, Ion Stoica, and Ce Zhang

  6. [8]

    Preprint, arXiv:2302.13971

    Llama: Open and efficient foundation language models. Preprint, arXiv:2302.13971. Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Ł ukasz Kaiser, and Illia Polosukhin

  7. [9]

    In Proceedings of the 2020 Conference on Empirical Methods in Natural Language Processing: System Demonstrations

    Transform- ers: State-of-the-art natural language processing. In Proceedings of the 2020 Conference on Empirical Methods in Natural Language Processing: System Demonstrations. Guangxuan Xiao, Yuandong Tian, Beidi Chen, Song Han, and Mike Lewis

  8. [11]

    In Thirty-seventh Conference on Neural In- formation Processing Systems

    H2o: Heavy-hitter ora- cle for efficient generative inference of large language models. In Thirty-seventh Conference on Neural In- formation Processing Systems. Xuanlei Zhao, Bin Jia, Haotian Zhou, Ziming Liu, Shenggan Cheng, and Yang You. 2024a. Hetegen: Efficient heterogeneous parallel inference for large language models on resource-constrained devices....

Show all 13 references
  1. [12]

    In Findings of the Association for Computational Linguistics: NAACL 2024, pages 2765–2781

    Multilingual machine translation with large language models: Empirical results and analy- sis. In Findings of the Association for Computational Linguistics: NAACL 2024, pages 2765–2781. A Appendix A.1 Scheduling Methods Figures 11 illustrates two decoding schedules for generat...

  2. [2020]

    In Ad- vances in Neural Information Processing Systems , volume 33, pages 1877–1901

    Language models are few-shot learners. In Ad- vances in Neural Information Processing Systems , volume 33, pages 1877–1901. Tri Dao, Daniel Y . Fu, Stefano Ermon, Atri Rudra, and Christopher Ré

  3. [2022]

    Preprint, arXiv:2205.01068

    Opt: Open pre-trained transformer language models. Preprint, arXiv:2205.01068. Zhenyu Zhang, Ying Sheng, Tianyi Zhou, Tianlong Chen, Lianmin Zheng, Ruisi Cai, Zhao Song, Yuan- dong Tian, Christopher Re, Clark Barrett, Zhangyang Wang, and Beidi Chen

  4. [2023]

    Preprint, arXiv:2303.17760

    Camel: Communicative agents for "mind" explo- ration of large language model society. Preprint, arXiv:2303.17760. Yuhan Liu, Hanchen Li, Yihua Cheng, Siddhant Ray, Yuyang Huang, Qizheng Zhang, Kuntai Du, Jiayi Yao, Shan Lu, Ganesh Ananthanarayanan, Michael Maire, Henry Hoffman...

  5. [2024]

    Preprint, arXiv:2312.11805

    Gemini: A family of highly capable multimodal models. Preprint, arXiv:2312.11805. Shijie Geng, Shuchang Liu, Zuohui Fu, Yingqiang Ge, and Yongfeng Zhang

Pith tools

Reviewed August 12, 2026 · model on record in the stance chip above.