Pith. sign in

REVIEW 32 references

A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2506.18424 v1 pith:253GBAKY submitted 2025-06-23 cs.AI cs.ET

Chengjie Liu , Weiyu Chen , Huiyao Xu , Yuan Du , Jun Yang , Li Du This is my paper
classification cs.AIcs.ET
keywords sizinganalogcircuitsearchspacecircuitsframeworkoptimization
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
abstract

In the design process of the analog circuit pre-layout phase, device sizing is an important step in determining whether an analog circuit can meet the required performance metrics. Many existing techniques extract the circuit sizing task as a mathematical optimization problem to solve and continuously improve the optimization efficiency from a mathematical perspective. But they ignore the automatic introduction of prior knowledge, fail to achieve effective pruning of the search space, which thereby leads to a considerable compression margin remaining in the search space. To alleviate this problem, we propose a large language model (LLM)-based multi-agent framework for analog circuits' sizing relationships extraction from academic papers. The search space in the sizing process can be effectively pruned based on the sizing relationship extracted by this framework. Eventually, we conducted tests on 3 types of circuits, and the optimization efficiency was improved by $2.32 \sim 26.6 \times$. This work demonstrates that the LLM can effectively prune the search space for analog circuit sizing, providing a new solution for the combination of LLMs and conventional analog circuit design automation methods.

Discussion (0). Sign in to comment.

Reference graph

Works this paper leans on

32 extracted references · 6 canonical work pages

  1. [1]

    Cktgnn: Circuit graph neural network for electronic design automation,

    Z. Dong, W. Cao, M. Zhang, D. Tao, Y . Chen, and X. Zhang, “Cktgnn: Circuit graph neural network for electronic design automation,” inThe Eleventh International Conference on Learning Representations, 2023

    2023

  2. [2]

    Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,

    H. Wang, K. Wang, J. Yang, L. Shen, N. Sun, H.-S. Lee, and S. Han, “Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,” in2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE, 2020, pp. 1–6

    2020

  3. [3]

    Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design,

    W. Lyu, F. Yang, C. Yan, D. Zhou, and X. Zeng, “Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design,” inProceedings of the 35th International Conference on Machine Learning, ser. Proceedings of Machine Learning Research, J. Dy and A. Krause, Eds., vol. 80. PMLR, 10–15 Jul 2018, pp. 3306–3314. [Online]. ...

    2018

  4. [4]

    An efficient batch-constrained bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble,

    S. Zhang, F. Yang, C. Yan, D. Zhou, and X. Zeng, “An efficient batch-constrained bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 1, pp. 1–14, 2021

    2021

  5. [5]

    Locomobo: A local constrained multiobjective bayesian optimization for analog circuit sizing,

    K. Touloupas and P. P. Sotiriadis, “Locomobo: A local constrained multiobjective bayesian optimization for analog circuit sizing,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 9, pp. 2780–2793, 2022

    2022

  6. [6]

    Ladac: Large language model-driven auto-designer for analog circuits,

    C. Liu, Y . Liu, Y . Du, and L. Du, “Ladac: Large language model-driven auto-designer for analog circuits,”Authorea Preprints, 2024

    2024

  7. [7]

    Analogcoder: Analog circuit design via training-free code generation,

    Y . Lai, S. Lee, G. Chen, S. Poddar, M. Hu, D. Z. Pan, and P. Luo, “Analogcoder: Analog circuit design via training-free code generation,” arXiv preprint arXiv:2405.14918, 2024

    arXiv 2024

  8. [8]

    Ado-llm: Analog design bayesian optimization with in-context learning of large language models,

    Y . Yin, Y . Wang, B. Xu, and P. Li, “Ado-llm: Analog design bayesian optimization with in-context learning of large language models,”arXiv preprint arXiv:2406.18770, 2024

    arXiv 2024

Show all 32 references
  1. [9]

    Ampagent: An llm-based multi-agent system for multi-stage amplifier schematic design from literature for process and performance porting,

    C. Liu, W. Chen, A. Peng, Y . Du, L. Du, and J. Yang, “Ampagent: An llm-based multi-agent system for multi-stage amplifier schematic design from literature for process and performance porting,” 2024. [Online]. Available: https://arxiv.org/abs/2409.14739

    2024 arXiv

  2. [10]

    A survey of large language models,

    W. X. Zhao, K. Zhou, J. Li, T. Tang, X. Wang, Y . Hou, Y . Min, B. Zhang, J. Zhang, Z. Donget al., “A survey of large language models,”arXiv preprint arXiv:2303.18223, 2023

    2023 arXiv

  3. [11]

    Talking about large language models,

    M. Shanahan, “Talking about large language models,”Communications of the ACM, vol. 67, no. 2, pp. 68–79, 2024

    2024

  4. [12]

    The rise and potential of large language model based agents: A survey,

    Z. Xi, W. Chen, X. Guo, W. He, Y . Ding, B. Hong, M. Zhang, J. Wang, S. Jin, E. Zhouet al., “The rise and potential of large language model based agents: A survey,”Science China Information Sciences, vol. 68, no. 2, p. 121101, 2025

    2025

  5. [13]

    Dilu: A knowledge-driven approach to autonomous driving with large language models,

    L. Wen, D. Fu, X. Li, X. Cai, T. Ma, P. Cai, M. Dou, B. Shi, L. He, and Y . Qiao, “Dilu: A knowledge-driven approach to autonomous driving with large language models,”arXiv preprint arXiv:2309.16292, 2023

    2023 arXiv

  6. [14]

    V oyager: An open-ended embodied agent with large language models,

    G. Wang, Y . Xie, Y . Jiang, A. Mandlekar, C. Xiao, Y . Zhu, L. Fan, and A. Anandkumar, “V oyager: An open-ended embodied agent with large language models,”arXiv preprint arXiv:2305.16291, 2023

    2023 arXiv

  7. [15]

    Autonomous chemical research with large language models,

    D. A. Boiko, R. MacKnight, B. Kline, and G. Gomes, “Autonomous chemical research with large language models,”Nature, vol. 624, no. 7992, pp. 570–578, 2023

    2023

  8. [16]

    Large language model based multi-agents: A survey of progress and challenges,

    T. Guo, X. Chen, Y . Wang, R. Chang, S. Pei, N. V . Chawla, O. Wiest, and X. Zhang, “Large language model based multi-agents: A survey of progress and challenges,”arXiv preprint arXiv:2402.01680, 2024

    2024 arXiv

  9. [17]

    Communicative agents for software development,

    C. Qian, X. Cong, C. Yang, W. Chen, Y . Su, J. Xu, Z. Liu, and M. Sun, “Communicative agents for software development,”arXiv preprint arXiv:2307.07924, 2023

    2023 arXiv

  10. [18]

    Chatgpt research group for optimizing the crystallinity of mofs and cofs,

    Z. Zheng, O. Zhang, H. L. Nguyen, N. Rampal, A. H. Alawadhi, Z. Rong, T. Head-Gordon, C. Borgs, J. T. Chayes, and O. M. Yaghi, “Chatgpt research group for optimizing the crystallinity of mofs and cofs,”ACS Central Science, vol. 9, no. 11, pp. 2161–2170, 2023

    2023

  11. [19]

    Medagents: Large language models as collaborators for zero-shot medical reasoning,

    X. Tang, A. Zou, Z. Zhang, Z. Li, Y . Zhao, X. Zhang, A. Cohan, and M. Gerstein, “Medagents: Large language models as collaborators for zero-shot medical reasoning,”arXiv preprint arXiv:2311.10537, 2023

    2023 arXiv

  12. [20]

    Uvllm: An automated universal rtl verification framework using llms,

    Y . Hu, J. Ye, K. Xu, J. Sun, S. Zhang, X. Jiao, D. Pan, J. Zhou, N. Wang, W. Shanet al., “Uvllm: An automated universal rtl verification framework using llms,”arXiv preprint arXiv:2411.16238, 2024

    2024 arXiv

  13. [21]

    Location is key: Leveraging large language model for functional bug localization in verilog,

    B. Yao, N. Wang, J. Zhou, X. Wang, H. Gao, Z. Jiang, and N. Guan, “Location is key: Leveraging large language model for functional bug localization in verilog,”arXiv preprint arXiv:2409.15186, 2024

    2024 arXiv

  14. [22]

    Chatcpu: An agile cpu design and verification platform with llm,

    X. Wang, G.-W. Wan, S.-Z. Wong, L. Zhang, T. Liu, Q. Tian, and J. Ye, “Chatcpu: An agile cpu design and verification platform with llm,” inProceedings of the 61st ACM/IEEE Design Automation Conference, 2024, pp. 1–6

    2024

  15. [23]

    Lamagic: Language-model-based topology generation for analog integrated circuits,

    C.-C. Chang, Y . Shen, S. Fan, J. Li, S. Zhang, N. Cao, Y . Chen, and X. Zhang, “Lamagic: Language-model-based topology generation for analog integrated circuits,”arXiv preprint arXiv:2407.18269, 2024

    2024 arXiv

  16. [24]

    Artisan: Automated operational amplifier design via domain-specific large language model,

    Z. Chen, J. Huang, Y . Liu, F. Yang, L. Shang, D. Zhou, and X. Zeng, “Artisan: Automated operational amplifier design via domain-specific large language model,” inProceedings of the 61st ACM/IEEE Design Automation Conference, 2024, pp. 1–6

    2024

  17. [25]

    Datasets for large language models: A comprehensive survey,

    Y . Liu, J. Cao, C. Liu, K. Ding, and L. Jin, “Datasets for large language models: A comprehensive survey,”arXiv preprint arXiv:2402.18041, 2024

    2024 arXiv

  18. [26]

    Amsnet: Netlist dataset for ams circuits,

    Z. Tao, Y . Shi, Y . Huo, R. Ye, Z. Li, L. Huang, C. Wu, N. Bai, Z. Yu, T.-J. Linet al., “Amsnet: Netlist dataset for ams circuits,”arXiv preprint arXiv:2405.09045, 2024

    2024 arXiv

  19. [27]

    Yolov8: A novel object detection algorithm with enhanced performance and robustness,

    R. Varghese and S. M., “Yolov8: A novel object detection algorithm with enhanced performance and robustness,” in2024 International Conference on Advances in Data Engineering and Intelligent Computing Systems (ADICS), 2024, pp. 1–6

    2024

  20. [28]

    Metagpt: Meta programming for multi-agent collaborative framework,

    S. Hong, X. Zheng, J. Chen, Y . Cheng, J. Wang, C. Zhang, Z. Wang, S. K. S. Yau, Z. Lin, L. Zhouet al., “Metagpt: Meta programming for multi-agent collaborative framework,”arXiv preprint arXiv:2308.00352, 2023

    2023 arXiv

  21. [29]

    Ted: A python-based analog design environment for agile circuit development,

    Z. Ye, Z. Wang, J. Xin, Y . Wang, Q. Qin, C. Chai, Y . Lu, J. Hao, J. Xiao, and Y . Wang, “Ted: A python-based analog design environment for agile circuit development,” in2023 International Symposium of Electronics Design Automation (ISEDA), 2023, pp. 5–10

    2023

  22. [30]

    A 300 nw, 15 ppm/c, 20 ppm/v cmos voltage reference circuit consisting of subthreshold mosfets,

    K. Ueno, T. Hirose, T. Asai, and Y . Amemiya, “A 300 nw, 15 ppm/c, 20 ppm/v cmos voltage reference circuit consisting of subthreshold mosfets,”IEEE Journal of solid-state circuits, vol. 44, no. 7, pp. 2047– 2054, 2009

    2009

  23. [31]

    An ultra-low-voltage ultra-low-power cmos miller ota with rail-to-rail input/output swing,

    L. H. Ferreira, T. C. Pimenta, and R. L. Moreno, “An ultra-low-voltage ultra-low-power cmos miller ota with rail-to-rail input/output swing,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 54, no. 10, pp. 843–847, 2007

    2007

  24. [32]

    A capacitor-free cmos low-dropout regulator with damping-factor-control frequency compensation,

    K. N. Leung and P. K. Mok, “A capacitor-free cmos low-dropout regulator with damping-factor-control frequency compensation,”IEEE Journal of Solid-State Circuits, vol. 38, no. 10, pp. 1691–1702, 2003

    2003

Pith tools