pith. sign in

arxiv: 2606.09460 · v1 · pith:YCPVP7KJnew · submitted 2026-06-05 · 💻 cs.AR

A 65-nm Privacy-Preserving Neuromorphic Encoder With 7.13-nJ Efficiency, 2.38-Mb/mm² Item-Memory Density, and Federated Learning Support

Pith reviewed 2026-06-27 20:14 UTC · model grok-4.3

classification 💻 cs.AR
keywords privacy-preserving encodingneuromorphic hardwarehyperdimensional computing65-nm CMOSprocess variationfederated learningbio-signal processingitem memory
0
0 comments X

The pith

A 65-nm neuromorphic encoder uses transistor process variation as entropy to create device-specific item memory for privacy-preserving hyperdimensional bio-signal encoding.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The paper demonstrates a fabricated 65-nm chip that turns inherent manufacturing variation into unique entropy sources for hyperdimensional computing. This creates write-free, device-specific item memories that avoid storing random basis vectors, enabling privacy-preserving encoding of personal bio-signals directly on the edge. The design reports 7.13 nJ per encoding operation along with support for in-situ prediction, continual learning, and federated learning across multiple users. Measured results on EMG and human activity datasets reach 93.2% and 96.1% accuracy while cutting hypervector size by 14.3x relative to binary hyperdimensional baselines.

Core claim

The fabricated prototype achieves 7.13 nJ per encoding, 2.38 Mb/mm² item-memory density, 76.44 nJ per prediction, and 357.32 nJ per training update. It also supports in-situ decision-making, continual learning, and federated learning for multi-user deployment and cold-start personalization. Evaluations across bio-signal datasets demonstrate 93.2% accuracy on EMG and 96.1% accuracy on UCI-HAR, while reducing hypervector dimensionality by 14.3x compared with binary hyperdimensional computing.

What carries the argument

The 2T-2T entropy cell that extracts physically unclonable entropy from transistor-level process variation to form compact, device-specific, write-free item memory for hyperdimensional computing.

If this is right

  • Encoding operations run at 7.13 nJ each with 2.38 Mb/mm² item-memory density.
  • The hardware supports in-situ prediction at 76.44 nJ and training updates at 357.32 nJ.
  • Federated learning enables multi-user deployment and cold-start personalization without central data sharing.
  • Accuracy reaches 93.2% on EMG signals and 96.1% on UCI-HAR activity data.
  • Hypervector dimensionality drops 14.3x versus conventional binary hyperdimensional computing.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

  • Edge devices could perform secure bio-signal analytics locally without transmitting raw personal data.
  • The continual-learning support opens the possibility of wearables that adapt to individual users over time.
  • Similar entropy extraction could be tested in other edge security applications that need unique per-device keys.
  • Combining this encoder with existing sensor front-ends might reduce overall system power for always-on health monitoring.

Load-bearing premise

The assumption that transistor-level process variation in the 65-nm process supplies enough reliable and secure entropy in the 2T-2T cells to enable privacy-preserving encoding and the stated accuracies without calibration or post-processing.

What would settle it

Fabrication and measurement of multiple chips showing that encoding accuracy or entropy uniqueness varies enough across devices or over time to drop accuracy below 90% or allow reconstruction of basis vectors would falsify the privacy and reliability claims.

Figures

Figures reproduced from arXiv: 2606.09460 by Boyang Cheng, Jianbo Liu, Likai Pei, Muya Chang, Ningyuan Cao, Steven Davis, Xueji Zhao, Zephan M. Enciso.

Figure 1
Figure 1. Figure 1: Overview of federated learning enabled edge-cloud collaboration for [PITH_FULL_IMAGE:figures/full_fig_p001_1.png] view at source ↗
Figure 2
Figure 2. Figure 2: Hyperdimensional computing overview. (a) The low-dimensional training data is encoded to form class Hyper-vectors (one-shot training), and then [PITH_FULL_IMAGE:figures/full_fig_p002_2.png] view at source ↗
Figure 3
Figure 3. Figure 3: Compute-in-Entropy approach compared with state-of-the-art ap [PITH_FULL_IMAGE:figures/full_fig_p003_3.png] view at source ↗
Figure 4
Figure 4. Figure 4: Accuracy on EMG dataset for different hyper-dimensions. 1, 2, 4, 8-bit [PITH_FULL_IMAGE:figures/full_fig_p004_4.png] view at source ↗
Figure 7
Figure 7. Figure 7: Federated learning flowchart. A c c u r a c y (%) 75 80 85 90 95 100 Client A Client B Client C Client D Client E w/o FL w/ FL [PITH_FULL_IMAGE:figures/full_fig_p005_7.png] view at source ↗
Figure 8
Figure 8. Figure 8: Accuracy comparison across clients with different local dataset size, [PITH_FULL_IMAGE:figures/full_fig_p005_8.png] view at source ↗
Figure 9
Figure 9. Figure 9: (a) Compute-in-Entropy cell with pre-charger and power-gating footer, [PITH_FULL_IMAGE:figures/full_fig_p006_9.png] view at source ↗
Figure 12
Figure 12. Figure 12: (a) Charge–domain permutator. (b) Original normal distribution and [PITH_FULL_IMAGE:figures/full_fig_p006_12.png] view at source ↗
Figure 10
Figure 10. Figure 10: Compute-in-Entropy architecture. To accommodate the diverse needs of various applications and algorithm, a tunable analog distribution function (CDF) reshapes the original Gaussian–distributed voltage difference to user-specified distributions. This chip encodes hyper-vectors using N-gram permutation with configurable N, executed in the charge-domain permutator. The permutator is followed by a voltage-tim… view at source ↗
Figure 13
Figure 13. Figure 13: Die micrograph of test chip with 1024 dimensions HDC CIE module [PITH_FULL_IMAGE:figures/full_fig_p007_13.png] view at source ↗
Figure 14
Figure 14. Figure 14: Area breakdown of the test chip. which is set by the voltage stored on the analog buffer of the adjacent column. In N–gram permutation, the prior result is also an input, so the analog buffer contains one primary capacitor CM, charged by the VCCS, and two secondary capacitors CL and CR, which latch the prior product. The initial voltage V n b is set to the NMOS threshold voltage for proper current mirrori… view at source ↗
Figure 18
Figure 18. Figure 18: Accuracy evaluation on bio-signal, language, and image datasets. 1, [PITH_FULL_IMAGE:figures/full_fig_p008_18.png] view at source ↗
read the original abstract

The increasing demand for privacy-preserving personal data analytics in smart assistants, wearable health monitors, and context-aware systems calls for hardware that is both energy-efficient and secure. This work presents a 65-nm privacy-preserving neuromorphic encoder that leverages transistor-level process variation as physically unclonable entropy for hyperdimensional computing. The proposed 2T-2T entropy cell enables compact, device-specific, and write-free item memory, allowing privacy-preserving bio-signal encoding without storing random basis vectors in conventional memory. The fabricated prototype achieves 7.13 nJ per encoding, 2.38 Mb/mm^2 item-memory density, 76.44 nJ per prediction, and 357.32 nJ per training update. It also supports in-situ decision-making, continual learning, and federated learning for multi-user deployment and cold-start personalization. Evaluations across bio-signal datasets demonstrate 93.2% accuracy on EMG and 96.1% accuracy on UCI-HAR, while reducing hypervector dimensionality by 14.3x compared with binary hyperdimensional computing. These results demonstrate an energy-efficient and privacy-preserving neuromorphic hardware platform for secure edge biomedical intelligence.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

2 major / 1 minor

Summary. The manuscript presents a 65-nm CMOS fabricated neuromorphic encoder for hyperdimensional computing that exploits transistor process variation in 2T-2T cells as a physically unclonable entropy source to generate device-specific item memories on-the-fly. This enables privacy-preserving bio-signal encoding without storing or transmitting random basis vectors. The prototype reports 7.13 nJ per encoding, 2.38 Mb/mm² item-memory density, 76.44 nJ per prediction, 357.32 nJ per training update, support for in-situ decision-making/continual/federated learning, 93.2% accuracy on EMG and 96.1% on UCI-HAR, and 14.3× dimensionality reduction versus binary HDC.

Significance. If the entropy source proves reliable and the reported numbers are validated with full experimental data, the work would offer a concrete hardware demonstration of compact, energy-efficient, calibration-free privacy-preserving edge computing for biomedical signals by tightly integrating PUF functionality with HDC.

major comments (2)
  1. [Abstract] Abstract: the central claim that the 2T-2T entropy cells supply sufficient, stable, and attack-resistant entropy from 65-nm process variation for privacy-preserving, write-free item memory (without calibration or post-processing) is load-bearing for both the privacy guarantee and the stated accuracies, yet no inter-device uniqueness, intra-device stability, or modeling-attack resistance data are provided.
  2. [Abstract] Abstract: the reported accuracies (93.2% EMG, 96.1% UCI-HAR) and energy figures are presented without error bars, trial counts, device-to-device variation statistics, or baseline comparisons at the reduced dimensionality, preventing assessment of whether the 14.3× reduction preserves performance as claimed.
minor comments (1)
  1. [Abstract] The abstract would benefit from explicit statement of the original hypervector dimensionality and the exact mechanism of the 14.3× reduction.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for the thorough and constructive review. We address each major comment below and will revise the manuscript to incorporate the requested clarifications and data.

read point-by-point responses
  1. Referee: [Abstract] Abstract: the central claim that the 2T-2T entropy cells supply sufficient, stable, and attack-resistant entropy from 65-nm process variation for privacy-preserving, write-free item memory (without calibration or post-processing) is load-bearing for both the privacy guarantee and the stated accuracies, yet no inter-device uniqueness, intra-device stability, or modeling-attack resistance data are provided.

    Authors: We agree that experimental characterization of inter-device uniqueness, intra-device stability, and modeling-attack resistance is necessary to fully support the privacy claims. The manuscript emphasizes system-level integration and measured performance of the neuromorphic encoder but does not present these PUF-specific metrics. In the revised version we will add measured results from multiple chips, including uniqueness (inter-device Hamming distance), stability (intra-device repeatability across time/temperature), and initial modeling-attack analysis. revision: yes

  2. Referee: [Abstract] Abstract: the reported accuracies (93.2% EMG, 96.1% UCI-HAR) and energy figures are presented without error bars, trial counts, device-to-device variation statistics, or baseline comparisons at the reduced dimensionality, preventing assessment of whether the 14.3× reduction preserves performance as claimed.

    Authors: We acknowledge the absence of error bars, trial counts, device-to-device variation statistics, and explicit baseline comparisons at the reduced dimensionality. These details are required to evaluate whether the 14.3× dimensionality reduction maintains performance. The revised manuscript will include standard deviations from repeated trials, the number of experimental runs, device-to-device statistics, and direct accuracy/energy comparisons against full-dimensionality binary HDC on the same datasets. revision: yes

Circularity Check

0 steps flagged

No circularity: empirical hardware measurements with no derivations or fitted predictions

full rationale

The paper reports measured results from a fabricated 65-nm prototype (energy per encoding, density, accuracies on EMG/UCI-HAR datasets) without any equations, parameter fitting, or predictions that reduce to inputs by construction. No self-definitional steps, fitted-input predictions, or load-bearing self-citations appear in the provided text. The central claims rest on physical fabrication and empirical evaluation, which are self-contained against external benchmarks and do not invoke uniqueness theorems or ansatzes from prior author work.

Axiom & Free-Parameter Ledger

0 free parameters · 0 axioms · 0 invented entities

With only the abstract available, no specific free parameters, axioms, or invented entities can be identified from the text. The design appears to build on standard CMOS process assumptions and hyperdimensional computing principles without new postulated entities.

pith-pipeline@v0.9.1-grok · 5781 in / 1392 out tokens · 27179 ms · 2026-06-27T20:14:02.009456+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Reference graph

Works this paper leans on

36 extracted references · 1 canonical work pages

  1. [1]

    A 20 channel emg soc with an integrated 32b risc core for real-time wireless prosthetic control,

    M. P. Sole, K. Badami, J. Deng, T. Mavrogordatos, E. Azarkhish, L. Zahnd, C. Cosentino, M. Augustyniak, Y . Zha, A. Bischof, L. Bergamini, P. Dallemagne, and S. Emery, “A 20 channel emg soc with an integrated 32b risc core for real-time wireless prosthetic control,” in ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC), 2019, pp. 73–76

  2. [2]

    A 0.6v 785-nw multimodal sensor interface ic for ozone pollutant sensing and correlated cardiovascular disease monitoring,

    R. Agarwala, P. Wang, H. L. Bishop, A. Dissanayake, and B. H. Calhoun, “A 0.6v 785-nw multimodal sensor interface ic for ozone pollutant sensing and correlated cardiovascular disease monitoring,”IEEE Journal of Solid-State Circuits, vol. 56, no. 4, pp. 1058–1070, 2021

  3. [3]

    A 1.05-a/m minimum magnetic field strength single-chip, fully integrated biometric smart card soc achieving 792.5-ms transaction time with anti-spoofing fingerprint authentication,

    J.-S. Chang, E. Jang, Y . Choi, M. Song, S. Lee, G.-J. Kang, J. Kim, U. Song, C.-Y . Cho, G. Ko, H. Hwang, J. Lee, H.-S. Lee, Y .-I. Kwon, K. Seo, T. Kim, H.-W. Lim, S. Song, J.-Y . Lee, and S. U. Kwak, “A 1.05-a/m minimum magnetic field strength single-chip, fully integrated biometric smart card soc achieving 792.5-ms transaction time with anti-spoofing ...

  4. [4]

    FPGA-Based Hardware Accelerator of Homomorphic Encryption for Efficient Federated Learning,

    Z. Yang, S. Hu, and K. Chen, “FPGA-Based Hardware Accelerator of Homomorphic Encryption for Efficient Federated Learning,” 2020, version Number: 1

  5. [5]

    Differential Privacy Tech- niques for Cyber Physical Systems: A Survey,

    M. U. Hassan, M. H. Rehmani, and J. Chen, “Differential Privacy Tech- niques for Cyber Physical Systems: A Survey,”IEEE Communications Surveys & Tutorials, vol. 22, no. 1, pp. 746–789, 2020

  6. [6]

    Hyperdimensional Computing: An Introduction to Com- puting in Distributed Representation with High-Dimensional Random Vectors,

    P. Kanerva, “Hyperdimensional Computing: An Introduction to Com- puting in Distributed Representation with High-Dimensional Random Vectors,”Cognitive Computation, vol. 1, no. 2, pp. 139–159, Jun. 2009

  7. [7]

    Low- Power Sparse Hyperdimensional Encoder for Language Recognition,

    M. Imani, J. Hwang, T. Rosing, A. Rahimi, and J. M. Rabaey, “Low- Power Sparse Hyperdimensional Encoder for Language Recognition,” IEEE Design & Test, vol. 34, no. 6, pp. 94–101, Dec. 2017

  8. [8]

    In-memory hyperdimensional computing,

    G. Karunaratne, M. Le Gallo, G. Cherubini, L. Benini, A. Rahimi, and A. Sebastian, “In-memory hyperdimensional computing,”Nature Electronics, vol. 3, no. 6, p. 327–337, Jun. 2020

  9. [9]

    Achieving software- equivalent accuracy for hyperdimensional computing with ferroelectric- based in-memory computing,

    A. Kazemi, F. M ¨uller, M. M. Sharifi, H. Errahmouni, G. Gerlach, T. K¨ampfe, M. Imani, X. S. Hu, and M. Niemier, “Achieving software- equivalent accuracy for hyperdimensional computing with ferroelectric- based in-memory computing,”Scientific Reports, vol. 12, no. 1, p. 19201, Nov. 2022

  10. [10]

    Real-time Language Recognition using Hyperdimensional Computing on Phase-change Memory Array,

    G. Karunaratne, A. Rahimi, M. L. Gallo, G. Cherubini, and A. Sebastian, “Real-time Language Recognition using Hyperdimensional Computing on Phase-change Memory Array,” in2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS). Washington DC, DC, USA: IEEE, Jun. 2021, pp. 1–1

  11. [11]

    A physically unclonable bio-signal encoder for privacy-preserving iomt applications,

    J. Liu, B. Cheng, X. Zhao, S. Davis, Y . Wang, X. Dong, and N. Cao, “A physically unclonable bio-signal encoder for privacy-preserving iomt applications,”IEEE Internet of Things Journal, vol. 12, no. 16, pp. 32 904–32 915, 2025

  12. [12]

    Vae- hdc: Efficient and secure hyper-dimensional encoder leveraging variation analog entropy,

    B. Cheng, J. Liu, S. Davis, Z. M. Enciso, Y . Zhang, and N. Cao, “Vae- hdc: Efficient and secure hyper-dimensional encoder leveraging variation analog entropy,” inProceedings of the 61st ACM/IEEE Design Automa- tion Conference, ser. DAC ’24. New York, NY , USA: Association for Computing Machinery, 2024

  13. [14]

    A Framework for Collaborative Learning in Secure High- Dimensional Space,

    M. Imani, Y . Kim, S. Riazi, J. Messerly, P. Liu, F. Koushanfar, and T. Rosing, “A Framework for Collaborative Learning in Secure High- Dimensional Space,” in2019 IEEE 12th International Conference on Cloud Computing (CLOUD). Milan, Italy: IEEE, Jul. 2019, pp. 435– 446

  14. [15]

    Latent semantic indexing: a probabilistic analysis,

    C. H. Papadimitriou, H. Tamaki, P. Raghavan, and S. Vempala, “Latent semantic indexing: a probabilistic analysis,” inProceedings of the seventeenth ACM SIGACT-SIGMOD-SIGART symposium on Principles of database systems, ser. SIGMOD/PODS98. ACM, May 1998

  15. [16]

    A theoretical perspective on hyperdimensional computing,

    A. Thomas, S. Dasgupta, and T. Rosing, “A theoretical perspective on hyperdimensional computing,”Journal of Artificial Intelligence Re- search, vol. 72, p. 215–249, Oct. 2021

  16. [17]

    Holographic Graph Neuron: a Bio-Inspired Architecture for Pattern Processing,

    D. Kleyko, E. Osipov, A. Senior, A. I. Khan, and Y . A. S ¸ekercio ˘glu, “Holographic Graph Neuron: a Bio-Inspired Architecture for Pattern Processing,”IEEE Transactions on Neural Networks and Learning Systems, vol. 28, no. 6, pp. 1250–1262, Jun. 2017, arXiv:1501.03784 [cs]

  17. [18]

    Cafehd: A charge-domain fefet-based compute-in-memory hyperdimensional encoder with hypervector merging,

    T. Li, H. Zhong, J. Wu, T. K ¨ampfe, K. Ni, V . Narayanan, H. Yang, and X. Li, “Cafehd: A charge-domain fefet-based compute-in-memory hyperdimensional encoder with hypervector merging,” in2024 Design, Automation and Test in Europe Conference and Exhibition (DATE), 2024, pp. 1–6

  18. [19]

    Hyperdimensional computing exploiting carbon nanotube fets, resistive ram, and their monolithic 3d integration,

    T. F. Wu, H. Li, P.-C. Huang, A. Rahimi, G. Hills, B. Hodson, W. Hwang, J. M. Rabaey, H.-S. P. Wong, M. M. Shulaker, and S. Mitra, “Hyperdimensional computing exploiting carbon nanotube fets, resistive ram, and their monolithic 3d integration,”IEEE Journal of Solid-State Circuits, vol. 53, no. 11, pp. 3183–3196, 2018

  19. [20]

    In-situ privacy via mixed-signal perturbation and hardware-secure data reversibility,

    S. Davis, J. Liu, B. Cheng, M. Chang, and N. Cao, “In-situ privacy via mixed-signal perturbation and hardware-secure data reversibility,”IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 6, pp. 2538–2549, 2024

  20. [21]

    Cipuf: Towards on-chip learnable anomaly detection with compute-in-puf architecture,

    J. Liu, B. Cheng, Z. M. Enciso, S. Davis, and N. Cao, “Cipuf: Towards on-chip learnable anomaly detection with compute-in-puf architecture,” inProceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design, ser. ISLPED ’24. New York, NY , USA: Association for Computing Machinery, 2024, p. 1–6

  21. [22]

    Fault injection attacks on cryptographic devices: Theory, practice, and countermea- sures,

    A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, “Fault injection attacks on cryptographic devices: Theory, practice, and countermea- sures,”Proceedings of the IEEE, vol. 100, no. 11, pp. 3056–3076, 2012

  22. [23]

    Hyperattack: An efficient attack framework for hyperdimensional computing,

    F. Liu, H. Li, Y . Chen, T. Yang, and L. Jiang, “Hyperattack: An efficient attack framework for hyperdimensional computing,” in2023 60th ACM/IEEE Design Automation Conference (DAC), 2023, pp. 1–6

  23. [24]

    Towards uncertainty- quantifiable biomedical intelligence: Mixed-signal compute-in-entropy for bayesian neural networks,

    L. Pei, Y . Qin, Z. M. Enciso, B. CHeng, J. Liu, S. Davis, Z. Jia, M. Niemier, Y . Shi, S. Hu, and N. Cao, “Towards uncertainty- quantifiable biomedical intelligence: Mixed-signal compute-in-entropy for bayesian neural networks,” inProceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design, ser. ICCAD ’24. New York, NY , USA: Assoc...

  24. [25]

    Privacy-preserving blockchain-based federated learning for iot devices,

    Y . Zhao, J. Zhao, L. Jiang, R. Tan, D. Niyato, Z. Li, L. Lyu, and Y . Liu, “Privacy-preserving blockchain-based federated learning for iot devices,” IEEE Internet of Things Journal, vol. 8, no. 3, pp. 1817–1829, 2021

  25. [26]

    Practical Markov Chain Monte Carlo,

    C. J. Geyer, “Practical Markov Chain Monte Carlo,”Statistical Science, vol. 7, no. 4, pp. 473–483, 1992, publisher: Institute of Mathematical Statistics

  26. [27]

    Generalized accept-reject sampling schemes,

    G. Casella, C. P. Robert, and M. T. Wells, “Generalized accept-reject sampling schemes,”Lecture Notes-Monograph Series, vol. 45, pp. 342– 347, 2004

  27. [28]

    Online Learning and Classification of EMG-Based Gestures on a Par- allel Ultra-Low Power Platform Using Hyperdimensional Computing,

    S. Benatti, F. Montagna, V . Kartsch, A. Rahimi, D. Rossi, and L. Benini, “Online Learning and Classification of EMG-Based Gestures on a Par- allel Ultra-Low Power Platform Using Hyperdimensional Computing,” IEEE Transactions on Biomedical Circuits and Systems, vol. 13, no. 3, pp. 516–528, Jun. 2019

  28. [29]

    A wearable biosensing system with in- sensor adaptive machine learning for hand gesture recognition,

    A. Moin, A. Zhou, A. Rahimi, A. Menon, S. Benatti, G. Alexandrov, S. Tamakloe, J. Ting, N. Yamamoto, Y . Khan, F. Burghardt, L. Benini, A. C. Arias, and J. M. Rabaey, “A wearable biosensing system with in- sensor adaptive machine learning for hand gesture recognition,”Nature Electronics, vol. 4, no. 1, pp. 54–63, Dec. 2020

  29. [30]

    A 5µW Standard Cell Memory-Based Configurable Hyperdimensional Computing Accelerator for Always-on Smart Sensing,

    M. Eggimann, A. Rahimi, and L. Benini, “A 5µW Standard Cell Memory-Based Configurable Hyperdimensional Computing Accelerator for Always-on Smart Sensing,”IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 10, pp. 4116–4128, Oct. 2021

  30. [31]

    A Programmable Hyper-Dimensional Processor Architecture for Human- Centric IoT,

    S. Datta, R. A. G. Antonio, A. R. S. Ison, and J. M. Rabaey, “A Programmable Hyper-Dimensional Processor Architecture for Human- Centric IoT,”IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 9, no. 3, pp. 439–452, Sep. 2019

  31. [32]

    HDBinaryCore: A 28nm 2048-bit Hyper-Dimensional biosignal clas- sifier achieving 25 nJ/prediction for EMG hand-gesture recognition,

    S. Datta, B. Richards, H. Liew, Y . Kim, D. Sun, and J. M. Rabaey, “HDBinaryCore: A 28nm 2048-bit Hyper-Dimensional biosignal clas- sifier achieving 25 nJ/prediction for EMG hand-gesture recognition,” in ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC). Lisbon, Portugal: IEEE, Sep. 2023, pp. 229–232

  32. [33]

    Hand gesture recognition with jointly calibrated Leap Motion and depth sensor,

    G. Marin, F. Dominio, and P. Zanuttigh, “Hand gesture recognition with jointly calibrated Leap Motion and depth sensor,”Multimedia Tools and Applications, vol. 75, no. 22, pp. 14 991–15 015, Nov. 2016

  33. [34]

    Human Activity Recognition Using Smart- phones,

    D. A. Jorge Reyes-Ortiz, “Human Activity Recognition Using Smart- phones,” 2013

  34. [35]

    Cole and M

    R. Cole and M. Fanty, “ISOLET,” UCI Machine Learning Repository, 1991, DOI: https://doi.org/10.24432/C51G69

  35. [36]

    A Robust and Energy- Efficient Classifier Using Brain-Inspired Hyperdimensional Computing,

    A. Rahimi, P. Kanerva, and J. M. Rabaey, “A Robust and Energy- Efficient Classifier Using Brain-Inspired Hyperdimensional Computing,” inProceedings of the 2016 International Symposium on Low Power Electronics and Design. San Francisco Airport CA USA: ACM, Aug. 2016, pp. 64–69

  36. [37]

    MNIST handwritten digit database

    Y . LeCun and C. Cortes, “MNIST handwritten digit database.” [Online]. Available: http://yann.lecun.com/exdb/mnist