Pith. sign in

REVIEW 4 cited by

HAT: Hardware-Aware Transformers for Efficient Natural Language Processing

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2005.14187 v1 pith:7CLUGEUB submitted 2020-05-28 cs.CL cs.LGcs.NE

classification cs.CLcs.LGcs.NE
keywords hardwaretextbftextittimesdesignsearchtransformersefficient
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
abstract

Transformers are ubiquitous in Natural Language Processing (NLP) tasks, but they are difficult to be deployed on hardware due to the intensive computation. To enable low-latency inference on resource-constrained hardware platforms, we propose to design Hardware-Aware Transformers (HAT) with neural architecture search. We first construct a large design space with $\textit{arbitrary encoder-decoder attention}$ and $\textit{heterogeneous layers}$. Then we train a $\textit{SuperTransformer}$ that covers all candidates in the design space, and efficiently produces many $\textit{SubTransformers}$ with weight sharing. Finally, we perform an evolutionary search with a hardware latency constraint to find a specialized $\textit{SubTransformer}$ dedicated to run fast on the target hardware. Extensive experiments on four machine translation tasks demonstrate that HAT can discover efficient models for different hardware (CPU, GPU, IoT device). When running WMT'14 translation task on Raspberry Pi-4, HAT can achieve $\textbf{3}\times$ speedup, $\textbf{3.7}\times$ smaller size over baseline Transformer; $\textbf{2.7}\times$ speedup, $\textbf{3.6}\times$ smaller size over Evolved Transformer with $\textbf{12,041}\times$ less search cost and no performance loss. HAT code is https://github.com/mit-han-lab/hardware-aware-transformers.git

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 4 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Elastic ViTs from Pretrained Models without Retraining

    cs.CV 2025-10 conditional novelty 6.0 of 10

    A single-shot, label-free, retraining-free structured pruning method generates elastic ViTs at any sparsity by reweighting gradient-based importance scores with block correlations learned by an evolutionary strategy.

  2. ESM: A Framework for Building Effective Surrogate Models for Hardware-Aware Neural Architecture Search

    cs.LG 2025-08 conditional novelty 5.0 of 10

    A new encoding and iterative training-set expansion method for latency prediction in hardware-aware neural architecture search, reporting accuracy gains on GPU, CPU, and embedded targets.

  3. Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution

    cs.AR 2025-05 conditional novelty 5.0 of 10

    A hybrid SLC/MLC RRAM accelerator with gradient-redistribution fine-tuning keeps transformer accuracy while moving most weights into denser, more efficient MLC storage.

  4. Enhancing Video Understanding: Deep Neural Networks for Spatiotemporal Analysis

    cs.CV 2025-02 unverdicted

    A narrative review of spatiotemporal deep neural networks for video understanding, with tables of benchmark datasets and reported model results.

Pith tools