Pith. sign in

REVIEW 2 cited by

Spectral Sparsification of Graphs

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 0808.4134 v3 pith:AEZDHYXH submitted 2008-08-29 cs.DS cs.DM

classification cs.DScs.DM
keywords graphspectralalgorithmlaplacianoriginalsparsificationsparsifiertime
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
abstract

We introduce a new notion of graph sparsificaiton based on spectral similarity of graph Laplacians: spectral sparsification requires that the Laplacian quadratic form of the sparsifier approximate that of the original. This is equivalent to saying that the Laplacian of the sparsifier is a good preconditioner for the Laplacian of the original. We prove that every graph has a spectral sparsifier of nearly linear size. Moreover, we present an algorithm that produces spectral sparsifiers in time $\softO{m}$, where $m$ is the number of edges in the original graph. This construction is a key component of a nearly-linear time algorithm for solving linear equations in diagonally-dominant matrcies. Our sparsification algorithm makes use of a nearly-linear time algorithm for graph partitioning that satisfies a strong guarantee: if the partition it outputs is very unbalanced, then the larger part is contained in a subgraph of high conductance.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Parallel Batch-Dynamic Graphs: Algorithms and Lower Bounds

    cs.DS 2019-08 conditional novelty 7.0 of 10

    A batch-dynamic massively parallel algorithm maintains undirected graph connectivity in a constant number of communication rounds with near-linear communication per batch, alongside a P-completeness lower bound for ad...

  2. Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures

    cs.AR 2025-07 conditional novelty 4.0 of 10

    An RC long-chain reduction method accelerates Ngspice transient simulation by an average of 8.8% on ISCAS-85 benchmarks with under 0.7% output error.

Pith tools