Pith. sign in

REVIEW

Active Disturbance Rejection Control Design with Suppression of Sensor Noise Effects in Application to DC-DC Buck Power Converter

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2009.02948 v2 pith:BZOBVX6N submitted 2020-09-07 eess.SY cs.SY

Active Disturbance Rejection Control Design with Suppression of Sensor Noise Effects in Application to DC-DC Buck Power Converter

classification eess.SY cs.SY
keywords noisecontrolconverterdesignactiveadrcbuckcascade
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
read the original abstract

The performance of active disturbance rejection control (ADRC) algorithms can be limited in practice by high-frequency measurement noise. In this work, this problem is addressed by transforming the high-gain extended state observer (ESO), which is the inherent element of ADRC, into a new cascade observer structure. Set of experiments, performed on a DC-DC buck power converter system, show that the new cascade ESO design, compared to the conventional approach, effectively suppresses the detrimental effect of sensor noise over-amplification while increasing the estimation/control performance. The proposed design is also analyzed with a low-pass filter at the converter output, which is a common technique for reducing measurement noise in industrial applications.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.