Pith. sign in

REVIEW 1 cited by

Structured Pruning of Deep Convolutional Neural Networks

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1512.08571 v1 pith:MXYR5SI4 submitted 2015-12-29 cs.NE cs.LGstat.ML

classification cs.NEcs.LGstat.ML
keywords networkkernelpruningsparsitydeepnetworksneuralstructured
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Real time application of deep learning algorithms is often hindered by high computational complexity and frequent memory accesses. Network pruning is a promising technique to solve this problem. However, pruning usually results in irregular network connections that not only demand extra representation efforts but also do not fit well on parallel computation. We introduce structured sparsity at various scales for convolutional neural networks, which are channel wise, kernel wise and intra kernel strided sparsity. This structured sparsity is very advantageous for direct computational resource savings on embedded computers, parallel computing environments and hardware based systems. To decide the importance of network connections and paths, the proposed method uses a particle filtering approach. The importance weight of each particle is assigned by computing the misclassification rate with corresponding connectivity pattern. The pruned network is re-trained to compensate for the losses due to pruning. While implementing convolutions as matrix products, we particularly show that intra kernel strided sparsity with a simple constraint can significantly reduce the size of kernel and feature map matrices. The pruned network is finally fixed point optimized with reduced word length precision. This results in significant reduction in the total storage size providing advantages for on-chip memory based implementations of deep neural networks.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. SSMLoRA: Enhancing Low-Rank Adaptation with State Space Model

    cs.CL 2025-02 reject novelty 5.0 of 10

    SSMLoRA inserts sparse low-rank adapters connected by a layer-wise state-space recurrence, reporting LoRA-comparable GLUE performance at roughly half the parameters, though with design limitations.

Pith tools