Pith. sign in

REVIEW 16 cited by

Silent Data Corruptions at Scale

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2102.11245 v1 pith:QV7NNRNR submitted 2021-02-22 cs.AR cs.DC

classification cs.ARcs.DC
keywords datasilentcorruptionssdcsacrossdebugerrorscorruption
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Silent Data Corruption (SDC) can have negative impact on large-scale infrastructure services. SDCs are not captured by error reporting mechanisms within a Central Processing Unit (CPU) and hence are not traceable at the hardware level. However, the data corruptions propagate across the stack and manifest as application-level problems. These types of errors can result in data loss and can require months of debug engineering time. In this paper, we describe common defect types observed in silicon manufacturing that leads to SDCs. We discuss a real-world example of silent data corruption within a datacenter application. We provide the debug flow followed to root-cause and triage faulty instructions within a CPU using a case study, as an illustration on how to debug this class of errors. We provide a high-level overview of the mitigations to reduce the risk of silent data corruptions within a large production fleet. In our large-scale infrastructure, we have run a vast library of silent error test scenarios across hundreds of thousands of machines in our fleet. This has resulted in hundreds of CPUs detected for these errors, showing that SDCs are a systemic issue across generations. We have monitored SDCs for a period longer than 18 months. Based on this experience, we determine that reducing silent data corruptions requires not only hardware resiliency and production detection mechanisms, but also robust fault-tolerant software architectures.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 16 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. OpenAlex reports about 68 citations worldwide. Full citation record

  1. Stateful Worlds, Stateless Elasticity: Exact-State Serving for Interactive World Models

    cs.DC 2026-07 conditional novelty 7.0 of 10

    WorldMove migrates a live multi-GB world-model cache bit-identically within one interactive block, and an admissibility condition over state, dirty rate, and horizon decides when fleet moves are legal.

  2. TurboFFT: Co-Designed High-Performance and Fault-Tolerant Fast Fourier Transform on GPUs

    cs.DC 2024-12 conditional novelty 7.0 of 10

    A co-designed GPU FFT library that is competitive with cuFFT and adds fused, low-overhead online fault tolerance via two-side ABFT.

  3. How Far Are We from Detecting Flaky Tests? On the Limits of Code-Based Detection

    cs.SE 2026-07 accept novelty 6.5 of 10

    After removing fix-commit shortcuts and enforcing project-disjoint evaluation, CodeBERT flakiness detectors collapse to majority baselines on developer-confirmed flaky tests with rerun-confirmed non-flaky labels.

  4. An Efficient Fault-Tolerance Scheme for CKKS Computation on CPUs

    cs.AR 2026-07 conditional novelty 6.0 of 10

    A checksum-based consistency check detects single-bit hardware faults in CPU-based CKKS encrypted computation with 6.0–8.4% runtime overhead (average 6.8%), a 4.9× reduction versus direct checksum protection.

  5. Kwai Keye-VL 1.5 Technical Report

    cs.CV 2025-09 conditional novelty 6.0 of 10

    Keye-VL-1.5 combines similarity-based Slow-Fast video token allocation with progressive context extension and iterative RL, reporting leading video-understanding results among 8B-scale multimodal models.

  6. Silent Data Corruption by 10x Test Escapes Threatens Reliable Computing

    cs.AR 2025-08 conditional novelty 6.0 of 10

    Test escapes causing silent data corruption occur at roughly 5,000 parts per million, at least 10 times above industrial targets, across compute chips in large data centers.

  7. Kwai Keye-VL Technical Report

    cs.CV 2025-07 conditional novelty 6.0 of 10

    Kwai Keye-VL shows that a five-mode chain-of-thought cold-start plus mix-mode reinforcement learning can push an 8B multimodal model to strong short-video and general vision-language performance.

  8. Oobleck: Low-Compromise Design for Fault Tolerant Accelerators

    cs.AR 2025-06 conditional novelty 6.0 of 10

    Splitting accelerators into modular stages with software fallbacks preserves 1.7x to 5.16x speedup after a single fault at lower area cost than redundancy.

  9. Evaluating Different Fault Injection Abstractions on the Assessment of DNN SW Hardening Strategies

    cs.NE 2024-12 conditional novelty 6.0 of 10

    Fault injection at the application level and at the instruction level ranks DNN software hardening techniques differently, sometimes reversing the winner entirely.

  10. On the Sensitivity to Errors in Homomorphic Computing: Single Transient Bit-flip Client-side Error Characterization

    cs.AR 2026-08 reject novelty 5.0 of 10

    For CKKS homomorphic encryption, single-bit client-side errors show two resilience patterns, and multiplication dominates whenever it is used.

  11. Towards a future space-based, highly scalable AI infrastructure system design

    cs.DC 2025-11 conditional novelty 5.0 of 10

    Space-based AI compute is argued feasible via close-formation laser-linked satellites, radiation-survivable TPUs, and launch costs projected below $200/kg by the mid-2030s.

  12. Understanding the Error Sensitivity of Privacy-Aware Computing

    cs.AR 2025-06 conditional novelty 5.0 of 10

    Single-bit flips in CKKS ciphertexts can silently corrupt decrypted outputs, and the RNS and NTT optimizations used in practice amplify the damage.

  13. Logical Maneuvers: Detecting and Mitigating Adversarial Hardware Faults in Space

    cs.CR 2025-01 conditional novelty 5.0 of 10

    A sensor-triggered recovery framework lets a partially damaged RISC-V soft processor on an FPGA keep running by recompiling around failed ALU units or relocating via partial reconfiguration.

  14. Enhancing Neural Network Robustness Against Fault Injection Through Non-linear Weight Transformations

    cs.LG 2024-11 conditional novelty 5.0 of 10

    Applying bounded nonlinear functions (tanh, softsign, arctan) to DNN weights makes models tolerate random bit flips at BER 1e-5 with only a few points of accuracy loss.

  15. Harden Deep Neural Networks Against Fault Injections Through Weight Scaling

    cs.LG 2024-11 conditional novelty 5.0 of 10

    Scaling weights up before storage and down after loading reduces the damage of simulated bit-flips, improving fault-injected ImageNet Top-1 accuracy by up to roughly 54 points in Q2.5 ResNet50.

  16. When and Where Faults Matter: A Study of Transient Errors in CKKS Multiplication

    cs.AR 2026-08 reject novelty 4.0 of 10

    In unoptimized CKKS multiplication, a bit flip that corrupts both partial-product uses of c0 or c1 is mathematically masked, while a flip hitting only one use leads to silent data corruption.

Pith tools