pith. sign in

arxiv: 1905.05175 · v1 · pith:UUPP24QGnew · submitted 2019-05-10 · ⚛️ physics.comp-ph · cs.DC

Overcoming Limitations of GPGPU-Computing in Scientific Applications

classification ⚛️ physics.comp-ph cs.DC
keywords pcieperformancedatainterconnectmemoryscientificsystemalgorithms
0
0 comments X
read the original abstract

The performance of discrete general purpose graphics processing units (GPGPUs) has been improving at a rapid pace. The PCIe interconnect that controls the communication of data between the system host memory and the GPU has not improved as quickly, leaving a gap in performance due to GPU downtime while waiting for PCIe data transfer. In this article, we explore two alternatives to the limited PCIe bandwidth, NVIDIA NVLink interconnect, and zero-copy algorithms for shared memory Heterogeneous System Architecture (HSA) devices. The OpenCL SHOC benchmark suite is used to measure the performance of each device on various scientific application kernels.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.