Adjusting quantum gate timing via scheduling suppresses idling errors and improves accuracy in simulations and hardware experiments without added gates, supported by an analytical density-matrix derivation.
Title resolution pending
2 Pith papers cite this work. Polarity classification is still indexing.
2
Pith papers citing it
fields
quant-ph 2years
2026 2verdicts
UNVERDICTED 2representative citing papers
A step-by-step experimental guide for characterizing transmon qubits from cryogenic setup to qubit-qubit coupling on a commercial processor.
citing papers explorer
-
Idling error suppression through gate scheduling
Adjusting quantum gate timing via scheduling suppresses idling errors and improves accuracy in simulations and hardware experiments without added gates, supported by an analytical density-matrix derivation.
-
A Tutorial for Characterizing Transmon Qubits
A step-by-step experimental guide for characterizing transmon qubits from cryogenic setup to qubit-qubit coupling on a commercial processor.